{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T09:31:33Z","timestamp":1777455093211,"version":"3.51.4"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/tvlsi.2010.2102374","type":"journal-article","created":{"date-parts":[[2011,1,28]],"date-time":"2011-01-28T19:47:21Z","timestamp":1296244041000},"page":"498-511","source":"Crossref","is-referenced-by-count":18,"title":["A Framework for Layout-Dependent STI Stress Analysis and Stress-Aware Circuit Optimization"],"prefix":"10.1109","volume":"20","author":[{"given":"Jiying","family":"Xue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yangdong","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zuochang","family":"Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongrui","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liu","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiping","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2011630"},{"key":"ref10","first-page":"83","article-title":"Exploiting STI stress for performance","author":"kahng","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923083"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687496"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/APACE.2005.1607834"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391700"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405808"},{"key":"ref16","year":"2008","journal-title":"Sentaurus process manual"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.896632"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.1713863"},{"key":"ref19","author":"rueda","year":"1999","journal-title":"Modeling of mechanical stress in silicon isolation technology and its influence on device characteristics"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391622"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1109\/SISPAD.2005.201493","article-title":"the impact of layout on stress-enhanced transistor performance","author":"moroz","year":"2005","journal-title":"2005 International Conference On Simulation of Semiconductor Processes and Devices"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842810"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.822877"},{"key":"ref6","first-page":"1450","article-title":"Analysis of deep submicron CMOS transistor vtlin and idsat versus channel width","author":"tan","year":"2006","journal-title":"Proc APMC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1063\/1.361485"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.841831"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249396"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175792"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRWS.2003.1283304"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2006.306233"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.124"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339693"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2009.5290196"},{"key":"ref21","author":"saad","year":"2000","journal-title":"Iterative methods for sparse linear systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.129.1041"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.132.1080"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568758"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.844788"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6151946\/05703168.pdf?arnumber=5703168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:48Z","timestamp":1633909608000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5703168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2102374","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,3]]}}}