{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T08:42:40Z","timestamp":1768466560152,"version":"3.49.0"},"reference-count":69,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/tvlsi.2011.2104982","type":"journal-article","created":{"date-parts":[[2011,1,28]],"date-time":"2011-01-28T19:47:21Z","timestamp":1296244041000},"page":"523-536","source":"Crossref","is-referenced-by-count":14,"title":["Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution Networks"],"prefix":"10.1109","volume":"20","author":[{"given":"Atanu","family":"Chattopadhyay","sequence":"first","affiliation":[]},{"given":"Zeljko","family":"Zilic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2005.1502576"},{"key":"ref38","first-page":"214","article-title":"On the micro-architectural impact of clock distribution using multiple PLLs","author":"saint-laurent","year":"2001","journal-title":"Proc ICCD"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922264"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818378"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320872"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920519"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378192"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397247"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538744"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378820"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.913160"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010739"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010572"},{"key":"ref63","first-page":"148","article-title":"A robust digital delay line architecture in a 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS technology node for reduced design and process sensitivities","author":"raha","year":"2002","journal-title":"Proc ISQED"},{"key":"ref28","first-page":"284","article-title":"Process-variation-tolerant clock skew minimization","author":"lin","year":"1994","journal-title":"Proc ICCAD"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2005.1502575"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/EURCON.2007.4400541"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672552"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.52"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"1996","DOI":"10.1049\/el:19951362","article-title":"all-digital multipoint adaptive delay compensation circuit for low skew clock distribution","volume":"31","author":"grover","year":"1995","journal-title":"Electronics Letters"},{"key":"ref67","first-page":"470","article-title":"Self-calibrating clock distribution with scheduled skews","author":"hsieh","year":"1998","journal-title":"Proc ISCAS"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.3"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1993.343412"},{"key":"ref2","first-page":"248","article-title":"Design self-synchronized clock distribution networks in an SoC ASIC using DLL with remote clock feedback","author":"lee","year":"2000","journal-title":"Proc Asic"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382651"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917501"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240902"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320947"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893577"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403613"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295287"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887804"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380636"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745218"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1998.665206"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922097"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.849118"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/SPI.2008.4558367"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.126"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2007.4487951"},{"key":"ref52","first-page":"466","article-title":"Cheap and easy systematic CMOS transistor mismatch characterization","volume":"2","author":"linares-barranco","year":"1998","journal-title":"Proc ISCAS"},{"key":"ref10","author":"chattopadhyay","year":"2009","journal-title":"Dual reference signal post-silicon reconfigurable clock distribution networks"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853602"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/CADSM.2007.4297605"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774629"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.33"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560134"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.382034"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560135"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831435"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2007.4488725"},{"key":"ref19","year":"2008","journal-title":"Elizabeth resonant-clocked ARM926EJ-S (information brochure)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.881198"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347841"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/66.892625"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.612245"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466234"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380684"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.87"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195024"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253602"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/SOC.2003.1241455"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848825"},{"key":"ref42","first-page":"7","article-title":"Analysis and mitigation of CMOS gate leakage","author":"rao","year":"2004","journal-title":"Proc 5th Adv Studies Conf"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844302"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.1999.787065"},{"key":"ref43","first-page":"382","article-title":"Impact of scaling on the effectiveness of dynamic power reduction schemes","author":"duarte","year":"2002","journal-title":"Proc ICCD"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6151946\/05704230.pdf?arnumber=5704230","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:28Z","timestamp":1633909588000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5704230\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":69,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2104982","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,3]]}}}