{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T20:49:00Z","timestamp":1769633340642,"version":"3.49.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/tvlsi.2011.2104983","type":"journal-article","created":{"date-parts":[[2011,2,3]],"date-time":"2011-02-03T21:28:23Z","timestamp":1296768503000},"page":"473-484","source":"Crossref","is-referenced-by-count":28,"title":["SKB-Tree: A Fixed-Outline Driven Representation for Modern Floorplanning Problems"],"prefix":"10.1109","volume":"20","author":[{"given":"Jai-Ming","family":"Lin","sequence":"first","affiliation":[]},{"given":"Zhi-Xiong","family":"Hung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"572","article-title":"Acg. adjacent constraint graph for general floorplans","author":"zhou","year":"2004","journal-title":"Proc ICCD"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514937"},{"key":"ref33","first-page":"101","article-title":"A new algorithm for floorplan design","author":"wong","year":"1986","journal-title":"Proc DAC"},{"key":"ref32","author":"spooner","year":"2002","journal-title":"Chip designers voyage voltage island"},{"key":"ref31","first-page":"16","article-title":"A novel fixed-outline floorplanner with zero deadspace for hierarchical design","author":"he","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809216"},{"key":"ref37","first-page":"1","article-title":"Network flow-based power optimization under timing constraints in MSV-driven floorplanning","author":"ma","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041850"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147023"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560085"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349331"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118477"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.103"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332401"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774601"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379062"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233579"},{"key":"ref17","first-page":"650","article-title":"An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning","author":"lee","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20020433"},{"key":"ref19","first-page":"42","article-title":"Robust fixed-outline floorplanning through evolutionary search","author":"lin","year":"2004","journal-title":"Proc ASP-DAC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464514"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560057"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/776028.776032"},{"key":"ref3","first-page":"458","article-title":"<ref_formula><tex Notation=\"TeX\">${\\rm B}^{\\ast}$<\/tex> <\/ref_formula>-Trees: A new representation for non-slicing floorplans","author":"chang","year":"2000","journal-title":"Proc DAC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.859519"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1145\/1391469.1391511","article-title":"application-driven floorplan-aware voltage island design","author":"sengupta","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233632"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781324"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981083"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"ref9","first-page":"8","article-title":"Corner block list: An effective and efficient topological representation of non-slicing floorplan","author":"hong","year":"2000","journal-title":"Proc ICCAD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955047"},{"key":"ref20","first-page":"465","article-title":"analog placement based on novel symmetry-island formulation","author":"po-hung lin","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"887","DOI":"10.1145\/1278480.1278698","article-title":"a provably good approximation algorithm for power optimization using multiple supply voltages","author":"hung-yi liu","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118437"},{"key":"ref24","first-page":"798","article-title":"Voltage island generation under performance requirement for SoC designs","author":"mak","year":"2007","journal-title":"Proc ASP-DAC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042895"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569870"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480159"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6151946\/05710024.pdf?arnumber=5710024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:28Z","timestamp":1633909588000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5710024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":40,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2104983","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,3]]}}}