{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T16:29:41Z","timestamp":1648657781233},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/tvlsi.2011.2105513","type":"journal-article","created":{"date-parts":[[2011,2,3]],"date-time":"2011-02-03T21:28:23Z","timestamp":1296768503000},"page":"512-522","source":"Crossref","is-referenced-by-count":3,"title":["Stack Aware Threshold Voltage Assignment in 3-D Multicore Designs"],"prefix":"10.1109","volume":"20","author":[{"given":"Koushik","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanghamitra","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","first-page":"97","article-title":"Device\/circuit interactions at 22 nm technology node","author":"roy","year":"2009","journal-title":"Proc Des Autom Conf (DAC)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560164"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796572"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796439"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2024707"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810285"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090739"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2003.1233639"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref19","first-page":"58","article-title":"A family of 45 nm IA processors","author":"kumar","year":"2009","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346197"},{"key":"ref27","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167561"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090885"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1479","DOI":"10.1109\/TCAD.2008.925793","article-title":"Three-dimensional chip-multiprocessor run-time thermal management","volume":"27","author":"zhu","year":"2008","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147161"},{"key":"ref7","first-page":"55","article-title":"A multiple supply voltage based power reduction method in 3-D ICs considering process variations and thermal effects","author":"yu","year":"2009","journal-title":"Proc Asia South Pacific Des Autom Conf (ASP-DAC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1230800.1230804"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870069"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2009.2020916"},{"key":"ref22","author":"navidi","year":"2009","journal-title":"Statistics for Engineers and Scientists"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450487"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347897"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.65"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6151946\/05706399.pdf?arnumber=5706399","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:39Z","timestamp":1633909959000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5706399\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2105513","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,3]]}}}