{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T20:33:11Z","timestamp":1648845191237},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/tvlsi.2011.2106169","type":"journal-article","created":{"date-parts":[[2011,2,9]],"date-time":"2011-02-09T14:28:41Z","timestamp":1297261721000},"page":"424-436","source":"Crossref","is-referenced-by-count":5,"title":["Test Pattern Generation for Multiple Aggressor Crosstalk Effects Considering Gate Leakage Loading in Presence of Gate Delays"],"prefix":"10.1109","volume":"20","author":[{"given":"Alodeep","family":"Sanyal","sequence":"first","affiliation":[]},{"given":"Kunal","family":"Ganeshpure","sequence":"additional","affiliation":[]},{"given":"Sandip","family":"Kundu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915045"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639695"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582422"},{"key":"ref32","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836736"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781367"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/BF03006558"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569906"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/43.559336"},{"key":"ref28","first-page":"712","article-title":"On estimating impact of loading effect on leakage current in sub-65 nm scaled CMOS circuits based on Newton-Raphson method","author":"rastogi","year":"2007","journal-title":"Proc Des Autom Conf"},{"key":"ref27","first-page":"9","article-title":"COSMOS: A complied simulator for MOS circuits","author":"bryant","year":"1987","journal-title":"Proc Des Autom Conf"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"362","DOI":"10.1145\/277044.277145","article-title":"Buffer insertion for noise and delay optimization","author":"alpert","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569906"},{"key":"ref1","first-page":"10490","article-title":"On modeling crosstalk faults","author":"zachariah","year":"2003","journal-title":"Proc Des Autom Test Eur"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041782"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437563"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364649"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231843"},{"key":"ref23","first-page":"112","article-title":"HyAC: A hybrid structural SAT based ATPG for crosstalk","author":"bai","year":"2003","journal-title":"Proc Int Test Conf"},{"key":"ref26","author":"hu","year":"2004","journal-title":"User's Manual BSIM4 5 0 MOSFET Model"},{"key":"ref25","first-page":"815","article-title":"BSIM4 gate leakage model including source-drain partition","author":"hu","year":"2000","journal-title":"Proc Int Electron Device Meet"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2014003"},{"key":"ref51","year":"1985","journal-title":"Dell PowerEdge Processor"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref40","first-page":"34","article-title":"Automatic test pattern generation for crosstalk glitches in digital circuits","author":"lee","year":"1998","journal-title":"Proc VLSI Test Symp"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669394"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.594834"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.811330"},{"key":"ref15","first-page":"39","article-title":"On-chip crosstalk noise model for deep-submicrometer ULSI interconnect","volume":"49","author":"nakagawa","year":"1998","journal-title":"Hewlett-Packard J"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1999.806462"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643399"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1163\/ej.9789004168671.i-266"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966674"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913335"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805630"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.210"},{"key":"ref5","year":"2003","journal-title":"International Roadmap for Semiconductors (ITRS) Edition Process Integration Devices and Structures"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810378"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.75"},{"key":"ref49","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743208"},{"key":"ref46","year":"2000","journal-title":"GNU Linear Programming Kit"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/43.21819"},{"key":"ref48","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/ISCA.2002.1003558","article-title":"The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays","author":"hrishikesh","year":"2002","journal-title":"Proc 29th Annu Int Symp Comput Arch"},{"key":"ref47","year":"1987","journal-title":"HSPICE"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810637"},{"key":"ref41","first-page":"379","article-title":"Timed test generation crosstalk switch failures in domino CMOS circuits","author":"kundu","year":"2002","journal-title":"Proc VLSI Test Symp"},{"key":"ref44","author":"lee","year":"1993","journal-title":"Atalanta An efficient ATPG for combinational circuits"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1002\/scj.1171"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6151946\/05710449.pdf?arnumber=5710449","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:38Z","timestamp":1633909598000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5710449\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":51,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2106169","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,3]]}}}