{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:13Z","timestamp":1763466493686},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tvlsi.2011.2106523","type":"journal-article","created":{"date-parts":[[2011,2,16]],"date-time":"2011-02-16T19:22:58Z","timestamp":1297884178000},"page":"630-642","source":"Crossref","is-referenced-by-count":7,"title":["Variation Trained Drowsy Cache (VTD-Cache): A History Trained Variation Aware Drowsy Cache for Fine Grain Voltage Scaling"],"prefix":"10.1109","volume":"20","author":[{"given":"Avesta","family":"Sasan","sequence":"first","affiliation":[]},{"given":"Kiarash","family":"Amiri","sequence":"additional","affiliation":[]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[]},{"given":"Ahmed M.","family":"Eltawil","sequence":"additional","affiliation":[]},{"given":"Fadi J.","family":"Kurdahi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1859","article-title":"Modeling of failure probability and statistical design of SRAM array for yield enhancement in nano-scaled cmos","volume":"24","author":"mahmoodi","year":"2003","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382534"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/ISCA.2002.1003572","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc 29th Annu Int Symp Comput Arch"},{"key":"ref14","year":"2003","journal-title":"SimpleScalarTM simulator"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2008.70"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref17","first-page":"61","article-title":"Adaptive mode-control: A static-power-efficient cache design","author":"zhou","year":"2001","journal-title":"Proc Int Conf Parallel Arch Compilation Techn"},{"key":"ref18","first-page":"488","article-title":"Limits of voltage scaling for caches utilizing fault tolerant techniques","author":"sasan (mohammad a makhzan)","year":"2007","journal-title":"Proc ICCD"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2007.4430877"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012781"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2007.4430877"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/ICM.2003.238359","article-title":"Subthreshold leakage current: Challenges and solutions","author":"anis","year":"2003","journal-title":"Proc 15th Int Conf Microelectron (ICM)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref29","author":"kuhn","year":"2010","journal-title":"32nm SOC process getting many things right at once"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"ref8","first-page":"488","article-title":"Limits of voltage scaling for caches utilizing fault tolerant techniques","author":"sasan (mohammad a makhzan)","year":"0","journal-title":"Proc ICCD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090795"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1218939"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253701"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/ISCA.2002.1003572","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc 29th Annu Int Symp Comput Arch"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016714"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124781"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450125"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/92.645063"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859588"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6168597\/05712204.pdf?arnumber=5712204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:43Z","timestamp":1633909963000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5712204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":29,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2106523","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}