{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,29]],"date-time":"2022-12-29T12:52:57Z","timestamp":1672318377863},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tvlsi.2011.2106808","type":"journal-article","created":{"date-parts":[[2011,2,16]],"date-time":"2011-02-16T19:22:58Z","timestamp":1297884178000},"page":"746-750","source":"Crossref","is-referenced-by-count":3,"title":["Embedded I\/O PAD Circuit Design for OTP Memory Power-Switch Functionality"],"prefix":"10.1109","volume":"20","author":[{"given":"Shao-Chang","family":"Huang","sequence":"first","affiliation":[]},{"given":"Ke-Horng","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Wei-Yao","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Zon-Lon","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Kun-Wei","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Erica","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Wenson","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Lin-Fwu","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Lu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.391124"},{"key":"ref11","year":"2007","journal-title":"Electrostatic discharge avoiding circuit"},{"key":"ref12","year":"1991","journal-title":"Power-up reset circuit"},{"key":"ref13","year":"2007","journal-title":"Power supply voltage switch circuit"},{"key":"ref14","year":"2005","journal-title":"Electrostatic discharge (ESD) sensitivity testing human body model (HBM)"},{"key":"ref15","year":"1997","journal-title":"IC Latch-up Test"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852878"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1988.20795"},{"key":"ref6","year":"2007","journal-title":"Voltage selective circuit of power source"},{"key":"ref5","first-page":"111","article-title":"Neobit-high reliable logic non-volatile memory (NVM)","author":"wang","year":"2004","journal-title":"Proc 11th IPFA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2010.936784"},{"key":"ref7","year":"2010","journal-title":"Power switch embedded in ESD PAD"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052617"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929750"},{"key":"ref9","year":"2008","journal-title":"eMemory datasheet"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6168597\/05712201.pdf?arnumber=5712201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:36Z","timestamp":1633909956000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5712201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":15,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2106808","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}