{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T17:53:28Z","timestamp":1720115608986},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tvlsi.2011.2107583","type":"journal-article","created":{"date-parts":[[2011,2,11]],"date-time":"2011-02-11T21:41:46Z","timestamp":1297460506000},"page":"770-774","source":"Crossref","is-referenced-by-count":15,"title":["On-Chip Process Variations Compensation Using an Analog Adaptive Body Bias (A-ABB)"],"prefix":"10.1109","volume":"20","author":[{"given":"Hassan","family":"Mostafa","sequence":"first","affiliation":[]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[]},{"given":"Mohamed","family":"Elmasry","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2010.2044710"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010399"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844290"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2017645"},{"key":"ref15","author":"william","year":"2001","journal-title":"MOSFET Models for SPICE Simulation Including BSIM3v3 and BSIM4"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-7427-z"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594246"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2037449"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195480"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.915529"},{"key":"ref7","year":"2010","journal-title":"The International Technology Roadmap for Semiconductors"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568738"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893626"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6168597\/05711710.pdf?arnumber=5711710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:39Z","timestamp":1633909959000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5711710\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":18,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2107583","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}