{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,13]],"date-time":"2023-10-13T12:59:35Z","timestamp":1697201975646},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tvlsi.2011.2107923","type":"journal-article","created":{"date-parts":[[2011,3,7]],"date-time":"2011-03-07T21:27:48Z","timestamp":1299533268000},"page":"684-696","source":"Crossref","is-referenced-by-count":3,"title":["Loop Acceleration Exploration for ASIP Architecture"],"prefix":"10.1109","volume":"20","author":[{"given":"Mame Maria","family":"Mbaye","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Normand","family":"Belanger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samuel","family":"Pierre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1044"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580189"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"662","DOI":"10.1145\/1075382.1075385","article-title":"Interprocedural parallelization analysis in SUIF","volume":"27","author":"mary","year":"2005","journal-title":"ACM Trans Program Lang Syst"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1145\/989393.989405","article-title":"Automatic loop interchange","volume":"39","author":"randy","year":"2004","journal-title":"Proc SIGPLAN Not"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44905-1_26"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"545","DOI":"10.1023\/A:1012246031671","article-title":"Optimized unrolling of nested loops","volume":"29","author":"vivek","year":"2001","journal-title":"Int J Parallel Program"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.2"},{"key":"ref36","author":"hennessy","year":"2006","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580188"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-006-0012-3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084880"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580188"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855950"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968307"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73625-7_30"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580145"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046206"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023844"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0050-0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/375977.375978"},{"key":"ref19","year":"2008","journal-title":"GCC the GNU compiler collection"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512550"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253705"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065666"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1996.558194"},{"key":"ref6","year":"2008","journal-title":"Tensilica configurable processor"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/197320.197366"},{"key":"ref5","first-page":"219","article-title":"Cost sensitive modulo scheduling in a loop accelerator synthesis system","author":"fan","year":"2005","journal-title":"Proc MICRO"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78610-8_21"},{"key":"ref7","year":"2008","journal-title":"Altera's NIOS II"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CODES.2002.1003608"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1016\/j.sysarc.2006.10.006","article-title":"Supporting multiple-input, multiple-output custom functions in configurable processors","volume":"53","author":"xiaoyong","year":"2007","journal-title":"J Syst Arch"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/212094.212131"},{"key":"ref46","first-page":"344","author":"vucetic","year":"2000","journal-title":"The Springer International Series in Engineering and Computer Science"},{"key":"ref20","first-page":"209","article-title":"Putting polyhedral loop transformations to work","author":"bastoul","year":"2003","journal-title":"Proc Int Workshop Lang Compilers for Parallel Comput"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1261227"},{"key":"ref22","year":"2008","journal-title":"Data transfer and storage exploration methodology (DTSE)"},{"key":"ref47","year":"2007","journal-title":"Xtensa processor generator and xpress compiler"},{"key":"ref21","first-page":"389","article-title":"Memory reuse analysis in the polyhedral model","author":"wilde","year":"1996","journal-title":"Proc 2nd Int Euro-Par Conf"},{"key":"ref42","year":"2008","journal-title":"MACHSUIF"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780759"},{"key":"ref41","year":"2008","journal-title":"SUIF 2 compiler system"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.42"},{"key":"ref44","first-page":"1192","article-title":"CHStone: A benchmark program suite for practical C-based high-level synthesis","author":"yuko","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/872726.806987"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2001.953032"},{"key":"ref25","article-title":"Identifying potential parallelism via loop-centric profiling","author":"tipp","year":"2007","journal-title":"4th Int Conf Comput Frontiers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6168597\/05725151.pdf?arnumber=5725151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:47Z","timestamp":1633909967000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5725151\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":47,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2107923","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}