{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T22:06:29Z","timestamp":1773180389461,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tvlsi.2011.2107924","type":"journal-article","created":{"date-parts":[[2011,2,18]],"date-time":"2011-02-18T17:44:35Z","timestamp":1298051075000},"page":"711-722","source":"Crossref","is-referenced-by-count":123,"title":["TSV Redundancy: Architecture and Design Issues in 3-D IC"],"prefix":"10.1109","volume":"20","author":[{"given":"Ang-Chih","family":"Hsieh","sequence":"first","affiliation":[]},{"given":"TingTing","family":"Hwang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/5.915373"},{"key":"ref38","article-title":"Multi-physics characterization of through silicon vias (TSV) in the presence of a periodic EMP","author":"wang","year":"2009","journal-title":"EDAPS"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090673"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2005.853271"},{"key":"ref31","author":"rodin","year":"2008","journal-title":"High throughput low CoO industrial laser drilling tool"},{"key":"ref30","year":"2009","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref37","article-title":"Electrical characterization of trough silicon via (TSV) depending on structural and material parameters based on 3D full wave simulation","author":"pak","year":"2007","journal-title":"EMAP"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.2003350"},{"key":"ref35","article-title":"TSV-Aware 3D physical design tool needs for faster mainstream acceptance of 3D ICs","author":"lim","year":"2010","journal-title":"47th ACM Design Autom Conf Knowledge Center"},{"key":"ref34","author":"puech","year":"2008","journal-title":"DRIE achievements for TSV covering via first and via last strategies"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.1257591"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.90"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358084"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870069"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001297"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118377"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1529255.1529263"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2024707"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MDT.2009.120","article-title":"Power grid optimization in 3D circuits using MIM and CMOS decoupling capacitors","volume":"26","author":"zhou","year":"2009","journal-title":"IEEE Des Test Comput"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419899"},{"key":"ref19","article-title":"New architecture for power network in 3D IC","author":"chen","year":"2011","journal-title":"DATE"},{"key":"ref28","article-title":"3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m pitch Through-Si Vias","author":"swinnen","year":"2006","journal-title":"IEDM"},{"key":"ref4","first-page":"125","article-title":"Wafer-level 3D interconnects via Cu bonding","author":"morrow","year":"2004","journal-title":"Proc AMC"},{"key":"ref27","first-page":"416","article-title":"A 3D prototyping chip based on a wafer-level stacking technology","author":"miyakawa","year":"2009","journal-title":"Proc ASP-DAC"},{"key":"ref3","first-page":"268","article-title":"Three-dimensional integrated circuit for low power, high-bandwidth systems on a chip","author":"burns","year":"2001","journal-title":"ISSCC Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1002\/9783527623051","volume":"12","author":"garrou","year":"2008","journal-title":"Handbook of 3D Integration Technology and Applications of 3D Integrated Circuits"},{"key":"ref8","first-page":"590","article-title":"3D-STAF: Scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits","author":"zhou","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.77"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICGCS.2010.5542996"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref20","first-page":"130","article-title":"8 Gb 3D DDR3 DRAM using through-silicon-via technology","author":"kang","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref22","author":"miyakawa","year":"2007","journal-title":"New Multi-Layer Stacking Technology and Trial Manufacture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref41","article-title":"Three-dimensional (3D) technology: An overview of challenges and opportunities","author":"jain","year":"2008","journal-title":"3D IC Des Arch Workshop"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref26","first-page":"103","article-title":"Impact of wafer-level 3D stacking on the yield of ICs","author":"patti","year":"2007","journal-title":"Future Lab International"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6168597\/05714743.pdf?arnumber=5714743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:47Z","timestamp":1633909967000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5714743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":41,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2107924","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}