{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:37:03Z","timestamp":1761647823929},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tvlsi.2011.2109069","type":"journal-article","created":{"date-parts":[[2011,2,24]],"date-time":"2011-02-24T20:44:13Z","timestamp":1298580253000},"page":"605-615","source":"Crossref","is-referenced-by-count":12,"title":["Sleep Mode Analysis and Optimization With Minimal-Sized Power Gating Switch for Ultra-Low ${V}_{\\rm dd}$ Operation"],"prefix":"10.1109","volume":"20","author":[{"given":"Mingoo","family":"Seok","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Hanson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","first-page":"294","article-title":"Analysis and minimization of practical energy in 45 nm subthreshold logic circuits","author":"bol","year":"2008","journal-title":"Proc Int Conf Comput Des"},{"key":"ref33","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672431"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687998"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.848210"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537352"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.26"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681823"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945400"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375254"},{"key":"ref11","first-page":"9","article-title":"Optimal technology selection for minimizing energy and variability in low voltage applications","author":"seok","year":"2008","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref12","first-page":"21","article-title":"Technology flavor selection and adaptive techniques for timing-constrained 45 nm subthreshold circuits","author":"bol","year":"2009","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358745"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271799"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229226"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271820"},{"key":"ref17","first-page":"332","article-title":"A sub-200 mV 6T SRAM in 130 nm CMOS","author":"zhai","year":"2007","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560251"},{"key":"ref19","first-page":"328","article-title":"A 65 nm 8t sub-Vt SRAM employing sense-amplifier redundancy","author":"verma","year":"2007","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1145\/1278480.1278655","article-title":"analysis and optimization of sleep modes in subthreshold circuit design","author":"mingoo seok","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref27","year":"2010","journal-title":"ARM Cortex M0"},{"key":"ref3","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref6","first-page":"282","article-title":"A 65 nm sub-Vt microcontroller with integrated SRAM and switched-capacitor DC-DC converter","author":"kwong","year":"2008","journal-title":"Proc ISSCC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433921"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1526017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705356"},{"key":"ref2","year":"2010","journal-title":"IBM Power PC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.842538"},{"key":"ref1","year":"2010","journal-title":"Intel XScale"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref24","first-page":"146","article-title":"An ultra-low-energy\/frame multi-standard JPEG co-processor in 65 nm CMOS with sub\/near-threshold power supply","author":"pu de gyvez","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref23","first-page":"316","article-title":"A 320 mV 56 uW 411 GOPS\/Watt ultra-low-voltage motion-estimation accelerator in 65 nm CMOS","author":"kaul","year":"2008","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586001"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342694"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6168597\/05719543.pdf?arnumber=5719543","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:46Z","timestamp":1633909966000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5719543\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":38,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2109069","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}