{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:14:13Z","timestamp":1763457253424},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tvlsi.2011.2111424","type":"journal-article","created":{"date-parts":[[2011,3,15]],"date-time":"2011-03-15T15:03:15Z","timestamp":1300201395000},"page":"760-764","source":"Crossref","is-referenced-by-count":20,"title":["All-Digital Wide Range Precharge Logic 50% Duty Cycle Corrector"],"prefix":"10.1109","volume":"20","author":[{"family":"Junhui Gu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jianhui Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Danhong Gu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Meng Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Longxing Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329424"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"864","DOI":"10.1587\/transele.E92.C.864","article-title":"Duty cycle corrector for pipelined ADC with low added jitter","volume":"e92 c","author":"zheng-chang","year":"2009","journal-title":"IEICE Trans Electron"},{"key":"ref10","first-page":"1902","article-title":"PVT-invariant single-to-differential data converter with minimum skew and duty-ratio distortion","author":"park","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref6","first-page":"1","article-title":"An all-digital duty cycle corrector","author":"bo-jiun","year":"2006","journal-title":"Proc Int Symp VLSI-DAT"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050776"},{"key":"ref8","first-page":"349","article-title":"A wide-range all-digital duty cycle corrector with a period monitor","author":"shao-ku","year":"2007","journal-title":"Proc IEEE Int Conf Electron Devices Solid-State Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.885396"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2004.1436907"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.760373"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.823439"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6168597\/05728900.pdf?arnumber=5728900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:23Z","timestamp":1633909943000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5728900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":10,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2111424","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}