{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:53Z","timestamp":1759147133305},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tvlsi.2011.2116049","type":"journal-article","created":{"date-parts":[[2011,3,15]],"date-time":"2011-03-15T17:29:10Z","timestamp":1300210150000},"page":"581-592","source":"Crossref","is-referenced-by-count":19,"title":["WiT: Optimal Wiring Topology for Electromigration Avoidance"],"prefix":"10.1109","volume":"20","author":[{"given":"I. H-R","family":"Jiang","sequence":"first","affiliation":[]},{"family":"Hua-Yu Chang","sequence":"additional","affiliation":[]},{"family":"Chih-Long Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735064"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006095"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195125"},{"key":"ref11","first-page":"1692","article-title":"Electromigration-aware rectilinear steiner tree construction for analog circuits","author":"yan","year":"2008","journal-title":"Proc IEEE Asia-Pacific Conf Circuits Syst (APCCAS)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825599"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/16.557722"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594311"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.336731"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.51"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.805728"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123017"},{"key":"ref19","year":"2009","journal-title":"Method and system for electromigration analysis on signal wiring"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917583"},{"key":"ref4","year":"0","journal-title":"Cadence Virtuoso"},{"key":"ref27","year":"0","journal-title":"The LEDA Package"},{"key":"ref3","year":"0","journal-title":"Apache Redhawk"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.256927"},{"key":"ref29","year":"0","journal-title":"LINGO"},{"key":"ref5","year":"0","journal-title":"Synopsys PrimeRail"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840309"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450505"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337505"},{"key":"ref1","year":"2009","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref20","year":"2009","journal-title":"System and method for finding electromigration self heat and voltage drop violations of an integrated circuit when its design and electrical characterization are incomplete"},{"key":"ref22","author":"cormen","year":"2009","journal-title":"Introduction to Algorithms"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-77974-2","author":"de berg","year":"2008","journal-title":"Computational Geometry Algorithms and Applications"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/76359.76368"},{"key":"ref23","author":"sedra","year":"2009","journal-title":"Microelectronic Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2096571"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.46785"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6168597\/05729853.pdf?arnumber=5729853","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:40Z","timestamp":1633910020000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5729853\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":31,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2116049","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}