{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:25:39Z","timestamp":1759134339395},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/tvlsi.2011.2119382","type":"journal-article","created":{"date-parts":[[2011,3,29]],"date-time":"2011-03-29T21:03:29Z","timestamp":1301432609000},"page":"841-854","source":"Crossref","is-referenced-by-count":6,"title":["A Scalable High-Performance Virus Detection Processor Against a Large Pattern Set for Embedded Network Security"],"prefix":"10.1109","volume":"20","author":[{"family":"Chieh-Jen Cheng","sequence":"first","affiliation":[]},{"family":"Chao-Ching Wang","sequence":"additional","affiliation":[]},{"family":"Wei-Chun Ku","sequence":"additional","affiliation":[]},{"family":"Tien-Fu Chen","sequence":"additional","affiliation":[]},{"family":"Jinn-Shyan Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"174","article-title":"Gigabit rate packet pattern-matching using TCAM","author":"yu","year":"2004","journal-title":"Proc 12th IEEE Int Conf Netw Protocols"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1109\/FPGA.2002.1106668","article-title":"Design and analysis of a layer seven network processor accelerator using reconfigurable logic","author":"memik","year":"2002","journal-title":"Proc 10th Annu IEEE Symp Field-Program Custom Comput Mach"},{"key":"ref12","first-page":"452","article-title":"Specialized hardware for deep network packet filtering","author":"cho","year":"2002","journal-title":"Proc Reconfig Comput Going Mainstream 12th Int Conf Field-Program Logic Appl"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1145\/1095890.1095918","article-title":"High-throughput linked-pattern matching for intrusion detection systems","author":"baker","year":"2005","journal-title":"2005 Symposium on Architectures for Networking and Communications Systems (ANCS) ANCS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.50"},{"key":"ref15","first-page":"227","article-title":"Fast regular expression matching using FPGAs","author":"sidhu","year":"2001","journal-title":"Proc IEEE Symp Field-Program Custom Comput Mach"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244068"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185358"},{"key":"ref18","author":"wu","year":"1994","journal-title":"A fast algorithm for multi-pattern searching"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515804"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268997"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.105"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370634"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1015047.1015055"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536300"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/359842.359859"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1109\/ISCA.2005.5","article-title":"A high throughput string matching architecture for intrusion detection and prevention","author":"tan","year":"2005","journal-title":"Proc 30th Ann Int Symp Comput Arch"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/360825.360855"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.25"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.46"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065641"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/367390.367400"},{"key":"ref23","year":"2003","journal-title":"256 MB DDR2 SDRAM datasheet"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2017009"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6178142\/05740396.pdf?arnumber=5740396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:51Z","timestamp":1633909971000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5740396\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":25,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2119382","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}