{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T17:15:49Z","timestamp":1714756549718},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tvlsi.2011.2122310","type":"journal-article","created":{"date-parts":[[2011,3,29]],"date-time":"2011-03-29T19:44:01Z","timestamp":1301427841000},"page":"593-604","source":"Crossref","is-referenced-by-count":6,"title":["HLS-dv: A High-Level Synthesis Framework for Dual-Vdd Architectures"],"prefix":"10.1109","volume":"20","author":[{"given":"Insup","family":"Shin","sequence":"first","affiliation":[]},{"given":"Seungwhun","family":"Paik","sequence":"additional","affiliation":[]},{"given":"Dongwan","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/776028.776032"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.839927"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781232"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337542"},{"key":"ref34","year":"2009","journal-title":"IC Compiler User Guide"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012781"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224084"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.645070"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(97)00013-8"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"536","DOI":"10.1109\/82.847069","article-title":"Low-power scheduling with resources operating at multiple voltages","volume":"47","author":"shiue","year":"2000","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/253052.253054"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264997"},{"key":"ref17","first-page":"350","article-title":"Variable voltage scheduling","author":"sarrafzadeh","year":"1999","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.988725"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1121054"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1145\/37888.37920","article-title":"real: a program for register allocation","author":"kurdahi","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.250019"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147029"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224094"},{"key":"ref6","first-page":"202","article-title":"Bus optimization for low-power data path synthesis based on network flow method","author":"hong","year":"2000","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/359094.359101"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597187"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808436"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065634"},{"key":"ref2","first-page":"376","article-title":"Module assignment for low power","author":"chang","year":"1996","journal-title":"Proc Euro Des Autom Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183153"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630152"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844115"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358849"},{"key":"ref21","first-page":"580","article-title":"Optimaliy study of resource binding with multi-Vdds","author":"chen","year":"2006","journal-title":"Proc Des Autom Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370576"},{"key":"ref23","first-page":"128","article-title":"Incremental analysis and elaboration of VHDL description","author":"ahn","year":"1996","journal-title":"Proc Asia Pacific Conf Hardw Description Lang"},{"key":"ref26","year":"2007","journal-title":"Design Compiler User Guide"},{"key":"ref25","author":"micheli","year":"1994","journal-title":"Synthesis and Optimization of Digital Circuits"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6168597\/05738713.pdf?arnumber=5738713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:58Z","timestamp":1633909978000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5738713\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":34,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2122310","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}