{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T11:13:28Z","timestamp":1649070808764},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/tvlsi.2011.2125994","type":"journal-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T20:21:11Z","timestamp":1302294071000},"page":"804-817","source":"Crossref","is-referenced-by-count":9,"title":["An On-Chip Delay Measurement Technique Using Signature Registers for Small-Delay Defect Detection"],"prefix":"10.1109","volume":"20","author":[{"given":"K.","family":"Katoh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Namba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Ito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","year":"2010","journal-title":"Virtex-5 user guide"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.199"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373350"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.48"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028679"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.32"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386955"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843863"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.24"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041814"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.57"},{"key":"ref28","first-page":"419","article-title":"Correlating system test fmax with structural test fmax and process monitoring measurements","author":"cheng","year":"2010","journal-title":"Proc Asia South Pac Des Autom Conf (ASPDAC)"},{"key":"ref4","author":"noguchi","year":"2009","journal-title":"An area reduction technique of self-testing FFs for small-delay defects detection"},{"key":"ref27","first-page":"460","article-title":"A delay measurement for VLSI circuit by subtraction","volume":"j93","author":"tanabe","year":"2010","journal-title":"IEICE Trans Inf Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519696"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012652"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450521"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"ref8","first-page":"1","article-title":"Failing frequency signature analysis","author":"lee","year":"2008","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref7","first-page":"242","article-title":"Evaluating the effectiveness of detecting delay defects in the slack interval: A simulation study","author":"yan","year":"2004","journal-title":"Proc IEEE Int Test Conf (ITC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585953"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700564"},{"key":"ref1","author":"ahmed","year":"2007","journal-title":"Nanometer Technology Designs High-Quality Delay Tests"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"},{"key":"ref22","first-page":"320","article-title":"Path-RO: A novel architecture for on-chip path delay measurement","author":"wang","year":"2009","journal-title":"Proc IEEE International Test Conference (ITC'09)"},{"key":"ref21","first-page":"640","article-title":"Path-RO: A novel on-chip critical path delay measurement under process variations","author":"wang","year":"2009","journal-title":"Proc IEEE Int Conf Comput -Aided Des (ICCAD)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988988"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000367"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.64"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.25"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6178142\/05743050.pdf?arnumber=5743050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:00Z","timestamp":1633909680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5743050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":30,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2125994","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}