{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:11Z","timestamp":1763466491656},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/tvlsi.2011.2126050","type":"journal-article","created":{"date-parts":[[2011,7,11]],"date-time":"2011-07-11T16:11:46Z","timestamp":1310400706000},"page":"925-936","source":"Crossref","is-referenced-by-count":6,"title":["Variation-Aware Voltage Level Selection"],"prefix":"10.1109","volume":"20","author":[{"given":"Saumya","family":"Chandra","sequence":"first","affiliation":[]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[]},{"given":"Sujit","family":"Dey","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"0","journal-title":"MATLAB-The language of technical computing"},{"key":"ref32","year":"0","journal-title":"BPTM-Berkeley predictive technology models"},{"key":"ref31","year":"0","journal-title":"BACPAC-Berkeley advanced chip performance calculator"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.138"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2021478"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484920"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810053"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882491"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269261"},{"key":"ref16","year":"2006","journal-title":"Optimizing the Power for Multiple voltage Domains"},{"key":"ref17","year":"0","journal-title":"PowerWise adaptive voltage scaling (AVS)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.896695"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917969"},{"key":"ref28","year":"0","journal-title":"NANOSIMHigh performance full-chip simulation"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084864"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3626-0"},{"key":"ref3","first-page":"357","article-title":"Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems","author":"luo","year":"2000","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1145\/280756.280894","article-title":"Voltage scheduling problem for dynamically variable voltage processors","author":"ishihara","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"ref29","year":"0","journal-title":"ARM946E-S ARM Processor"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1995.492493"},{"key":"ref8","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref7","first-page":"275","article-title":"Leakage aware dynamic voltage scaling for real-time embedded systems","author":"jejurikar","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968629"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268898"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774601"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466176"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798265"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"},{"key":"ref24","author":"keating","year":"2007","journal-title":"Frequency and voltage scaling design low power methodology manual"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382152"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271862"},{"key":"ref25","year":"0","journal-title":"Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6178142\/05942189.pdf?arnumber=5942189","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:38Z","timestamp":1633909898000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5942189\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":35,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2126050","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}