{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:01:18Z","timestamp":1761580878491},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/tvlsi.2011.2128353","type":"journal-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T14:06:26Z","timestamp":1304431586000},"page":"827-840","source":"Crossref","is-referenced-by-count":38,"title":["Fair and Consistent Hardware Evaluation of Fourteen Round Two SHA-3 Candidates"],"prefix":"10.1109","volume":"20","author":[{"given":"Miroslav","family":"Knezevic","sequence":"first","affiliation":[]},{"given":"Kazuyuki","family":"Kobayashi","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Ikegami","sequence":"additional","affiliation":[]},{"given":"Shin'ichiro","family":"Matsuo","sequence":"additional","affiliation":[]},{"given":"Akashi","family":"Satoh","sequence":"additional","affiliation":[]},{"given":"\u00dcnal","family":"Kocabas","sequence":"additional","affiliation":[]},{"given":"Junfeng","family":"Fan","sequence":"additional","affiliation":[]},{"given":"Toshihiro","family":"Katashita","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Sugawara","sequence":"additional","affiliation":[]},{"given":"Kazuo","family":"Sakiyama","sequence":"additional","affiliation":[]},{"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[]},{"given":"Kazuo","family":"Ohta","sequence":"additional","affiliation":[]},{"given":"Naofumi","family":"Homma","sequence":"additional","affiliation":[]},{"given":"Takafumi","family":"Aoki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2010","journal-title":"Sidechannel Attack Standard Evaluation Board (SASEBO)"},{"key":"ref11","author":"tillich","year":"2009","journal-title":"High-speed hardware implementations of BLAKE Blue Midnight Wish CubeHash ECHO Fugue Grstl Hamsi JH Keccak Luffa Shabal SHAvite-3 SIMD and Skein"},{"key":"ref12","article-title":"Comprehensive comparison of hardware performance of fourteen round 2 SHA-3 candidates with 512-bit outputs using field programmable gate arrays","author":"gaj","year":"2010","journal-title":"2nd SHA-3 Candidate Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/cp.2010.0478"},{"key":"ref14","author":"ideguchi","year":"2009","journal-title":"A study on RAM requirements of various SHA-3 candidates on low-cost 8-bit CPUs"},{"key":"ref15","author":"henzen","year":"2010","journal-title":"VLSI characterization of the cryptographic hash function BLAKE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236043"},{"key":"ref17","article-title":"Hardware evaluation of SHA-3 hash function candidate echo","author":"lu","year":"2009","journal-title":"Clauce Shannon Inst Workshop Coding Cryptography"},{"key":"ref18","author":"halevi","year":"2008","journal-title":"The hash function fugue"},{"key":"ref19","author":"tillich","year":"2009","journal-title":"Compact hardware implementations of the SHA-3 candidates ARIRANG BLAKE Grstl and Skein"},{"key":"ref28","year":"0","journal-title":"SHA-3 hardware implementations"},{"key":"ref4","year":"0","journal-title":"Cryptographic Hash Algorithm Competition"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303110"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2006.37"},{"key":"ref6","first-page":"264","article-title":"Fair and comprehensive methodology for comparing hardware performance of fourteen round two SHA-3 candidates using FPGAs","author":"gaj","year":"2010","journal-title":"Proc Cryptographic Hardw Embedded Syst"},{"key":"ref29","volume":"6225","year":"2010","journal-title":"12th International Workshop"},{"key":"ref5","article-title":"Uniform evaluation of hardware implementations of the round-two SHA-3 candidates","author":"tillich","year":"2010","journal-title":"2nd SHA-3 Candidate Conf"},{"key":"ref8","first-page":"248","article-title":"Developing a hardware evaluation method for SHA-3 candidates","author":"henzen","year":"2010","journal-title":"Proc Cryptographic Hardw Embedded Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.84"},{"key":"ref2","volume":"3621","author":"wang","year":"2005","journal-title":"Advances in CryptologyCRYPTO 2005"},{"key":"ref9","article-title":"Fair and comprehensive performance evaluation of 14 second round SHA-3 ASIC implementations","author":"guo","year":"2010","journal-title":"2nd SHA-3 Candidate Conf"},{"key":"ref1","volume":"3494","author":"wang","year":"2005","journal-title":"Advances in CryptologyEUROCRYPT 2005"},{"key":"ref20","author":"mikami","year":"2010","journal-title":"A compact hardware implementation of SHA-3 candidate luffa"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1007\/978-3-642-04138-9_20","volume":"5747","author":"cannire","year":"2009","journal-title":"Cryptographic Hardware and Embedded Systems - CHES 2009"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"450","DOI":"10.1007\/978-3-540-74735-2_31","volume":"4727","author":"bogdanov","year":"2007","journal-title":"Cryptographic Hardware and Embedded Systems - CHES 2007"},{"key":"ref24","year":"2009","journal-title":"Hardware interface of a secure hash algorithm (SHA) Functional specification"},{"key":"ref23","author":"chen","year":"2008","journal-title":"A hardware interface for hashing algorithms"},{"key":"ref26","year":"2008","journal-title":"ANSI C cryptographic API profile for SHA-3 candidate algorithm submissions"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/cp.2010.0478"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6178142\/05756688.pdf?arnumber=5756688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:38Z","timestamp":1633909898000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5756688\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":29,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2128353","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}