{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T16:14:29Z","timestamp":1768666469316,"version":"3.49.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/tvlsi.2011.2134115","type":"journal-article","created":{"date-parts":[[2011,4,21]],"date-time":"2011-04-21T14:47:30Z","timestamp":1303397250000},"page":"777-790","source":"Crossref","is-referenced-by-count":24,"title":["IVF: Characterizing the Vulnerability of Microprocessor Structures to Intermittent Faults"],"prefix":"10.1109","volume":"20","author":[{"given":"Songjun","family":"Pan","sequence":"first","affiliation":[]},{"given":"Yu","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"16","article-title":"Performance characterization of a hardware mechanism for dynamic optimization","author":"fahs","year":"2001","journal-title":"Proc Int Symp Microarch (MICRO)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.99"},{"key":"ref33","first-page":"129","article-title":"Versatile prediction and fast estimation of architectural vulnerability factor from processor performance metrics","author":"duan","year":"2009","journal-title":"Proc Int Symp High Perform Comput Arch (HPCA)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250726"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70766"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311877"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref36","author":"shen","year":"2003","journal-title":"Modern Processor Design Fundamentals of Superscalar Processors (Beta Edition)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751886"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2009.61"},{"key":"ref10","author":"wood","year":"1999","journal-title":"Data integrity concepts features and technology"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007150"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003566"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003565"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168870"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168868"},{"key":"ref15","year":"2006","journal-title":"SELSE workshop"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346315"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798243"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816023"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028901"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.14"},{"key":"ref6","first-page":"389","article-title":"Modeling the effect of technology trends on soft error rate of combinational logic","author":"kistler","year":"2002","journal-title":"Proc Int Conf Depend Syst Netw (DSN)"},{"key":"ref29","article-title":"Sim-SODA: A unified framework for architectural level software reliability analysis","author":"fu","year":"2006","journal-title":"Workshop Model Benchmark Simulation (MoBS)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346314"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.2008.4925824"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"ref1","first-page":"176","article-title":"Reliability challenges for 45 nm and beyond","author":"mcpherson","year":"2006","journal-title":"Proc Des Autom Conf (DAC)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1140277.1140327"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346183"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538761"},{"key":"ref47","first-page":"311","article-title":"A cost-effective substantial-impact-filter based method to tolerate voltage emergencies","author":"pan","year":"2011","journal-title":"Proc Des Autom Test Europe Conf (DATE)"},{"key":"ref21","article-title":"Detecting emerging wearout faults","author":"smolens","year":"2007","journal-title":"Workshop Silicon Errors in LogicSyst Effects (SELSE)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(02)00128-3"},{"key":"ref41","author":"desikan","year":"2001","journal-title":"Sim-Alpha A Validated Execution-Driven Alpha 21264 Simulator"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946459"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598130"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1145\/1080695.1070013","article-title":"Exploiting structural duplication for lifetime reliability enhancement","author":"srinivasan","year":"2005","journal-title":"Proc Int Symp Comput Arch (ISCA)"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref25","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6178142\/05752262.pdf?arnumber=5752262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:12Z","timestamp":1633909932000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5752262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":47,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2134115","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}