{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:01:18Z","timestamp":1761580878156},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/tvlsi.2011.2134874","type":"journal-article","created":{"date-parts":[[2011,4,26]],"date-time":"2011-04-26T15:08:57Z","timestamp":1303830537000},"page":"948-958","source":"Crossref","is-referenced-by-count":14,"title":["A 3\u201310 GHz, 14 Bands CMOS Frequency Synthesizer With Spurs Reduction for MB-OFDM UWB System"],"prefix":"10.1109","volume":"20","author":[{"given":"Tai-You","family":"Lu","sequence":"first","affiliation":[]},{"given":"Wei-Zen","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/22.981280"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2012262"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893625"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818567"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"1453","DOI":"10.1109\/4.871322","article-title":"A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta \\Sigma$<\/tex><\/formula> modulator","volume":"35","author":"rhee","year":"2000","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref34","first-page":"206","article-title":"A dual-band four-mode delta sigma frequency synthesizer","author":"chen","year":"2006","journal-title":"Proc Radio Frequency Integrated Circuits Symp"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493941"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892160"},{"key":"ref12","first-page":"75","article-title":"A 3&#x2013;10 GHz full-band single VCO agile switching frequency generator for MB-OFDM UWB","author":"wang","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696071"},{"key":"ref14","first-page":"122","article-title":"A fully integrated 14-band 3.1-to-10.6 GHz 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m SiGe BiCMOS UWB RF Transceiver","author":"werther","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897135"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2134874"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2005.856087"},{"key":"ref18","first-page":"236","article-title":"A 31.2 mW UWB baseband transceiver with all-digital I\/Q-mismatch calibration and dynamic sampling","author":"yu","year":"2006","journal-title":"Symp VLSI Circuit Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RAWCON.2002.1030130"},{"key":"ref28","first-page":"320","article-title":"A self-calibrating 900-MHz CMOS image-reject receiver","author":"montemayor","year":"2000","journal-title":"Proc European Solid-State Circuit Conf"},{"key":"ref4","first-page":"126","article-title":"A 14-band frequency synthesizer for MB-OFDM UWB application","author":"liang","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872712"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844288"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852421"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1049\/el:19910139"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1109\/JSSC.2005.864120","article-title":"A 3&#x2013;8 GHz fast-hopping frequency synthesizer in 0.18-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS Technology","volume":"41","author":"lee","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","first-page":"216","article-title":"A 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS UWB transceiver","author":"razavi","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857431"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2014166"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873922"},{"key":"ref1","year":"2004","journal-title":"MultiBand OFDM Physical Layer Proposal for IEEE 802 1 Task Group 3a"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857421"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"2221","DOI":"10.1109\/JSSC.2003.819086","article-title":"A single-chip digitally calibrated 5.15-5.825-GHz 0.18-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS transceiver for 802.11a wireless LAN","volume":"38","author":"vassiliou","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857418"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821779"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807407"},{"key":"ref26","first-page":"807","article-title":"A 5-GHz band I\/Q clock generator using a self-calibration technique","author":"wang","year":"2002","journal-title":"Proc Eur Solid-State Circuit Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.482196"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6178142\/05756216.pdf?arnumber=5756216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:18Z","timestamp":1633909938000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5756216\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":35,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2134874","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}