{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:21:09Z","timestamp":1761895269587},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/tvlsi.2011.2134875","type":"journal-article","created":{"date-parts":[[2011,4,26]],"date-time":"2011-04-26T14:23:55Z","timestamp":1303827835000},"page":"878-891","source":"Crossref","is-referenced-by-count":8,"title":["Single Cycle Access Structure for Logic Test"],"prefix":"10.1109","volume":"20","author":[{"given":"Tobias","family":"Strauch","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.800460"},{"key":"ref30","year":"2007","journal-title":"Projects"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700586"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1004314"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884405"},{"key":"ref13","first-page":"50","article-title":"Testing VLSI with random access scan","author":"ando","year":"1980","journal-title":"Diag Papers Compcon 80"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261042"},{"key":"ref15","first-page":"94","article-title":"A cocktail approach on random access scan toward low power ad high efficiency test","author":"lin","year":"2005","journal-title":"Proc Conf Comput -Aided Des"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICYCS.2008.216"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e89-d.10.2616"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261025"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512773"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.74"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1594","DOI":"10.1109\/TCAD.2005.852285","article-title":"On reducing test application time for scan circuits using limited scan operations and transfer sequences","volume":"24","author":"cho","year":"2005","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.156"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700585"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.899234"},{"key":"ref29","year":"2010","journal-title":"Silicon test and yield analysis"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.807890"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884582"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009159"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923111"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.899232"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref20","first-page":"350","article-title":"A random access scan architecture to reduce hardware overhead","author":"mudlapur","year":"2006","journal-title":"Proc Int Test Conf"},{"key":"ref22","first-page":"2614","article-title":"Test application time minimization for RAS using basis optimization of column decoder","year":"2010","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484016"},{"key":"ref24","first-page":"272","article-title":"State-reuse test generation for progressive random access scan: Solution to test power, application time and data size","author":"baik","year":"2006","journal-title":"Proc 14th Asian Test Symp"},{"key":"ref23","first-page":"1","article-title":"Test cost reduction using partitioned grid random access scan","author":"baik","year":"2006","journal-title":"Proc 19th Int Conf VLSI Des"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2009.4938047"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.61"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6178142\/05753986.pdf?arnumber=5753986","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:11Z","timestamp":1633909931000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5753986\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":31,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2134875","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}