{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T07:01:26Z","timestamp":1761807686536},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/tvlsi.2011.2142015","type":"journal-article","created":{"date-parts":[[2011,5,13]],"date-time":"2011-05-13T18:11:28Z","timestamp":1305310288000},"page":"1094-1107","source":"Crossref","is-referenced-by-count":49,"title":["A Space Reuse Strategy for Flash Translation Layers in SLC NAND Flash Memory Storage Systems"],"prefix":"10.1109","volume":"20","author":[{"given":"Duo","family":"Liu","sequence":"first","affiliation":[]},{"given":"Yi","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Zhiwei","family":"Qin","sequence":"additional","affiliation":[]},{"given":"Zili","family":"Shao","sequence":"additional","affiliation":[]},{"given":"Yong","family":"Guan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244248"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1145\/1278480.1278533","article-title":"endurance enhancement of flash-memory storage, systems: an efficient static wear leveling design","author":"yuan-hao chang","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289911"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1016\/j.sysarc.2009.03.005","article-title":"A survey of flash translation layer","volume":"55","author":"chung","year":"2009","journal-title":"J Syst Arch"},{"key":"ref14","year":"2009","journal-title":"Memory Technology Device (MTD) subsystem for Linux"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2002.1010143"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/967900.968076"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289878"},{"key":"ref18","first-page":"601","article-title":"An adaptive two-level management for the flash translation layer in embedded systems","author":"wu","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref19","first-page":"64","article-title":"A space-efficient caching mechanism for flash-memory address translation","author":"wu","year":"2006","journal-title":"Proc 9th IEEE Int Symp Object Component-Oriented Real-Time Distrib Comput (ISORC)"},{"key":"ref28","article-title":"An endurance-enhanced flash translation layer via reuse for NAND flash memory storage systems","author":"wang","year":"2011","journal-title":"Proc Design Automation and Test Eur Conf (DATE)"},{"key":"ref4","year":"2009","journal-title":"Understanding the Flash Translation Layer (FTL) Specification"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1176887.1176911"},{"key":"ref3","article-title":"A real-time garbage collection mechanism for flash-memory storage systems in embedded systems","author":"chang","year":"2002","journal-title":"8th Int Conf Real-Time Comput Syst Appl (RTCSA)"},{"key":"ref6","year":"1999","journal-title":"Flash File System Optimized for Page-Mode Flash Technologies"},{"key":"ref5","year":"1995","journal-title":"Flash File System"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SUTC.2006.1636167"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"ref2","year":"2009","journal-title":"SAMSUNG NAND Flash"},{"key":"ref9","first-page":"409","article-title":"An efficient B-tree layer for flash-memory storage systems","author":"wu","year":"2003","journal-title":"Proc 9th Int Conf Real-Time Embed Comput Syst Appl (RTCSA)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1755888.1755912"},{"key":"ref20","first-page":"507","article-title":"KAST: K-associative sector translation for NAND flash memory in real-time systems","author":"cho","year":"2009","journal-title":"Proc Design Automation and Test Eur Conf (DATE)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289956"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4694174"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1376804.1376806"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2008.33"},{"key":"ref25","year":"0","journal-title":"Diskmon for Windows"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6196243\/05766800.pdf?arnumber=5766800","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:11Z","timestamp":1633909931000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5766800\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":28,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2142015","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}