{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T22:40:34Z","timestamp":1649112034957},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/tvlsi.2011.2142202","type":"journal-article","created":{"date-parts":[[2011,5,13]],"date-time":"2011-05-13T18:11:28Z","timestamp":1305310288000},"page":"1108-1117","source":"Crossref","is-referenced-by-count":2,"title":["Impact on Performance and Energy of the Retention Time and Processor Frequency in L1 Macrocell-Based Data Caches"],"prefix":"10.1109","volume":"20","author":[{"given":"Alejandro","family":"Valero","sequence":"first","affiliation":[]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[]},{"given":"Vicente","family":"Lorente","sequence":"additional","affiliation":[]},{"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Lopez","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9","family":"Duato","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313948"},{"key":"ref11","author":"thoziyoor","year":"2008","journal-title":"CACTI 5 1"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"ref13","author":"zhang","year":"2003","journal-title":"Hotleakage A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects"},{"key":"ref14","year":"2000","journal-title":"Standard Performance Evaluation Corporation"},{"key":"ref15","author":"keeth","year":"2008","journal-title":"DRAM Circuit Design Fundamental and High-Speed Topics"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848019"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/ISCA.2002.1003572","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc 29th Annu Int Symp Comput Arch"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669140"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062321"},{"key":"ref8","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref7","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0505"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501190"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1145\/566408.566423","article-title":"Process variation tolerant 3T1D-Based cache architectures","author":"hu","year":"2002","journal-title":"Proc Int Symp Low Power Electron Design"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6196243\/05766801.pdf?arnumber=5766801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:09Z","timestamp":1633909929000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5766801\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":22,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2142202","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}