{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:14:39Z","timestamp":1763457279022},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/tvlsi.2011.2150252","type":"journal-article","created":{"date-parts":[[2011,6,21]],"date-time":"2011-06-21T14:59:54Z","timestamp":1308668394000},"page":"1285-1294","source":"Crossref","is-referenced-by-count":15,"title":["A 65fJ\/b Inter-Chip Inductive-Coupling Data Transceivers Using Charge-Recycling Technique for Low-Power Inter-Chip Communication in 3-D System Integration"],"prefix":"10.1109","volume":"20","author":[{"given":"Kiichi","family":"Niitsu","sequence":"first","affiliation":[]},{"given":"Shusuke","family":"Kawai","sequence":"additional","affiliation":[]},{"given":"Noriyuki","family":"Miura","sequence":"additional","affiliation":[]},{"given":"Hiroki","family":"Ishikuro","sequence":"additional","affiliation":[]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886554"},{"key":"ref10","first-page":"410","article-title":"A scalable 160 Gb\/s switch fabric processor with 320 Gb\/s memory bandwidth","author":"paul","year":"2004","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332634"},{"key":"ref12","first-page":"264","article-title":"A 100 Gb\/s transceiver with GND-VDD common-mode receiver and flexible multi-channel aligner","author":"tanaka","year":"2002","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref13","first-page":"60","article-title":"A 2 Gb\/s 21CH low-latency transceiver circuit for inter-processor communication","author":"tanahashi","year":"2001","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912614"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759180"},{"key":"ref16","first-page":"368","article-title":"Circuit techniques to enable <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$430{\\rm Gb}\/{\\rm s}\/{\\rm mm}^{2}$<\/tex><\/formula> proximity communication","author":"hopkins","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref17","first-page":"448","article-title":"Two 10 Gb\/s\/pin low-power interconnect methods for 3D ICs","author":"gu","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref18","first-page":"436","article-title":"An 8 Tb\/s 1 pJ\/b 0.8 mm2\/tb\/s QDR inductive-coupling interface between 65 nm CMOS and 0.1 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m DRAM","author":"miura","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020724"},{"key":"ref28","first-page":"378","article-title":"A 0.95 mW\/1.0 Gbps spiral-inductor based wireless chip-interconnect with asynchronous communication scheme","author":"sasaki","year":"2005","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696226"},{"key":"ref27","first-page":"97","article-title":"A 65fJ\/b inductive-coupling inter-chip transceiver using charge recycling technique for power-aware 3D system integration","author":"niitsu","year":"2008","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914716"},{"key":"ref6","first-page":"108","article-title":"High-speed interconnect for a multiprocessor server using over 1 Tb\/s crossbar","author":"yamada","year":"2006","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref29","year":"2008","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886554"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494101"},{"key":"ref7","first-page":"264","article-title":"A 195 Gb\/s 1.2 W 3D-Stacked inductive inter-chip wireless superconnect with transmit power control scheme","author":"miura","year":"2005","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373441"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332635"},{"key":"ref1","first-page":"260","article-title":"A 65 nm single-chip application and dual-mode baseband processor with partial clock activation and IP-MMU","author":"naruse","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889354"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.46.2215"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e90-c.4.829"},{"key":"ref24","first-page":"256","article-title":"3D system integration of processor and multi- stacked SRAMs by using inductive-coupling links","author":"osada","year":"2009","journal-title":"Proc IEEE Symp VLSI Ciruits"},{"key":"ref23","first-page":"480","article-title":"An inductive-coupling link for 3D integration of a 90 nm CMOS processor and a 65 nm CMOS SRAM","author":"niitsu","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref26","first-page":"94","article-title":"A scalable 3D processor by homogeneous chip stacking with inductive-coupling link","author":"kohama","year":"2009","journal-title":"Proc IEEE Symp VLSI Ciruits"},{"key":"ref25","first-page":"244","article-title":"A 2 Gb\/s 15 pJ\/b\/chip inductive-coupling programmable bus for NAND flash memory stacking","author":"sugimori","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6210451\/05887438.pdf?arnumber=5887438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:34Z","timestamp":1642006414000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5887438\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":30,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2150252","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]}}}