{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T05:43:42Z","timestamp":1672983822437},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/tvlsi.2011.2153883","type":"journal-article","created":{"date-parts":[[2011,6,21]],"date-time":"2011-06-21T16:10:26Z","timestamp":1308672626000},"page":"1295-1303","source":"Crossref","is-referenced-by-count":9,"title":["Optimizing Floating Point Units in Hybrid FPGAs"],"prefix":"10.1109","volume":"20","author":[{"given":"ChiWai","family":"Yu","sequence":"first","affiliation":[]},{"given":"Alastair M.","family":"Smith","sequence":"additional","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]},{"given":"Philip H. W.","family":"Leong","sequence":"additional","affiliation":[]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534923"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303135"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629963"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272553"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377695"},{"key":"ref16","article-title":"Single event upset susceptibility testing of the Xilinx Virtex II FPGA","author":"yui","year":"2002","journal-title":"Military Aerosp Appl Program Logic Conf (MAPLD)"},{"key":"ref17","author":"usselmann","year":"2005","journal-title":"Floating Point Unit"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216924"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508135"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508155"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1709","DOI":"10.1109\/TVLSI.2008.2006616","article-title":"Floating-point FPGA: Architecture and modeling","volume":"17","author":"ho","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.54"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508166"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762366"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439238"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912041"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref9","year":"2005","journal-title":"Virtex-II plaform FPGAs Complete data sheet"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2008.4547733"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001944"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515739"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380703"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6210451\/05893965.pdf?arnumber=5893965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:54:14Z","timestamp":1642006454000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5893965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":23,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2153883","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]}}}