{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:49:28Z","timestamp":1761662968343},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/tvlsi.2011.2154369","type":"journal-article","created":{"date-parts":[[2011,6,21]],"date-time":"2011-06-21T14:59:54Z","timestamp":1308668394000},"page":"1346-1350","source":"Crossref","is-referenced-by-count":8,"title":["Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction"],"prefix":"10.1109","volume":"20","author":[{"given":"Li","family":"Li","sequence":"first","affiliation":[]},{"given":"Bo","family":"Yuan","sequence":"additional","affiliation":[]},{"given":"Zhongfeng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jin","family":"Sha","sequence":"additional","affiliation":[]},{"given":"Hongbing","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Weishan","family":"Zheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"848","DOI":"10.1049\/el:19950599","article-title":"burst-error correcting algorithm for reed-solomon codes","volume":"31","author":"dawson","year":"1995","journal-title":"Electronics Letters"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884046"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ALLERTON.2009.5394877"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010461"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2023935"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699220"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505326"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/92.953498"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6210451\/05892920.pdf?arnumber=5892920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:54:23Z","timestamp":1642006463000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5892920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":8,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2154369","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]}}}