{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,8]],"date-time":"2025-12-08T21:55:39Z","timestamp":1765230939318},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/tvlsi.2011.2156435","type":"journal-article","created":{"date-parts":[[2011,6,20]],"date-time":"2011-06-20T16:44:37Z","timestamp":1308588277000},"page":"1201-1210","source":"Crossref","is-referenced-by-count":38,"title":["Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs"],"prefix":"10.1109","volume":"20","author":[{"given":"Chien-Yu","family":"Hsieh","sequence":"first","affiliation":[]},{"given":"Ming-Long","family":"Fan","sequence":"additional","affiliation":[]},{"given":"Vita Pi-Ho","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Pin","family":"Su","sequence":"additional","affiliation":[]},{"given":"Ching-Te","family":"Chuang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391498"},{"key":"ref11","year":"2009","journal-title":"Sentaurus TCAD C2009-06 Manual"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.831205"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref14","first-page":"1","article-title":"A 32 nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171 <ref_formula> <tex Notation=\"TeX\">$\\mu{\\rm m}^{2}$<\/tex><\/ref_formula> SRAM cell size in a 291 Mb array","author":"natarajan","year":"2008","journal-title":"Proc IEDM"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588573"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705213"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2007.4430325"},{"key":"ref18","author":"taur","year":"1998","journal-title":"Fundamental of Modern VLSI Devices"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.902166"},{"key":"ref4","first-page":"2592","article-title":"A 256 kb sub-threshold SRAM in 65 nm CMOS","author":"calhoun","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref5","first-page":"330","article-title":"A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme","author":"kim","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2046988"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.917838"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911033"},{"key":"ref1","author":"wang","year":"2006","journal-title":"Sub-Threshold Design for Ultra Low-Power Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.833965"},{"key":"ref20","first-page":"45","article-title":"The impact of line edge roughness on the stability of a FinFET SRAM","volume":"23","author":"yu","year":"2009","journal-title":"Semicond Sci Technol"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.889236"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2005.10.048"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6210451\/05875918.pdf?arnumber=5875918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:54:02Z","timestamp":1642006442000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5875918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":22,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2156435","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]}}}