{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T14:31:15Z","timestamp":1775053875745,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/tvlsi.2011.2157183","type":"journal-article","created":{"date-parts":[[2011,6,21]],"date-time":"2011-06-21T14:59:54Z","timestamp":1308668394000},"page":"1221-1234","source":"Crossref","is-referenced-by-count":12,"title":["Nonlinear Multi-Error Correction Codes for Reliable MLC nand Flash Memories"],"prefix":"10.1109","volume":"20","author":[{"given":"Zhen","family":"Wang","sequence":"first","affiliation":[]},{"given":"Mark","family":"Karpovsky","sequence":"additional","affiliation":[]},{"given":"Ajay","family":"Joshi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/92.953498"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826203"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.45"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.163"},{"key":"ref34","year":"2009","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20060275"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.24"},{"key":"ref12","first-page":"94","article-title":"Error correction for multi-level NAND flash memory using Reed-Solomon codes","author":"chen","year":"2008","journal-title":"Proc IEEE Workshop Signal Process Syst (SiPS)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2007.4557123"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.831844"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2009.5270297"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2008.13"},{"key":"ref17","first-page":"375","article-title":"On nongroup close-packed codes","volume":"8","author":"vasil'ev","year":"1962","journal-title":"Probl Kibernet"},{"key":"ref18","first-page":"41","article-title":"Reliable MLC NAND flash memories based on nonlinear t-error-correcting codes","author":"wang","year":"2010","journal-title":"Proc IEEE\/IFIP Int Conf Depend Syst Netw (DSN)"},{"key":"ref19","year":"2008","journal-title":"Wear-Leveling Techniques in NAND Flash Devices"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1971.1054655"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1109\/TCSII.2007.914898","article-title":"Strength-reduced parallel Chien search architecture for strong BCH codes","volume":"55","author":"cho","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref3","author":"dan","year":"2003","journal-title":"Implementing MLC NAND flash for cost-effective high capacity memory"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.59"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/92.953498"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2009885"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.909984"},{"key":"ref2","article-title":"The inconvenient truths about NAND flash memory","author":"cooke","year":"2007","journal-title":"Micron MEMCON Presentation"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696082"},{"key":"ref1","article-title":"Intel Strata memory technology overview","volume":"1","author":"atwood","year":"1997","journal-title":"Intel Technol J"},{"key":"ref20","author":"yaakobi","year":"2009","journal-title":"Error correcting coding for flash memories"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.jco.2003.08.008"},{"key":"ref21","article-title":"Robust error detection in communication and computation channels","author":"karpovsky","year":"2007","journal-title":"Proc 3rd Int Workshop Spectral Technol"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5168-5"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1006\/jcom.1997.0439"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/26.141415"},{"key":"ref25","author":"macwilliams","year":"1977","journal-title":"The Theory of Error Correcting Codes"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6210451\/05887439.pdf?arnumber=5887439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:54:01Z","timestamp":1642006441000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5887439\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":34,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2157183","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]}}}