{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T07:21:54Z","timestamp":1648970514588},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/tvlsi.2011.2157368","type":"journal-article","created":{"date-parts":[[2011,7,6]],"date-time":"2011-07-06T19:38:17Z","timestamp":1309981097000},"page":"1351-1354","source":"Crossref","is-referenced-by-count":2,"title":["Return Data Interleaving for Multi-Channel Embedded CMPs Systems"],"prefix":"10.1109","volume":"20","author":[{"given":"Fei","family":"Hong","sequence":"first","affiliation":[]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[]},{"given":"Jongeun","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"mckee","year":"1993","journal-title":"Hardware support for dynamic access ordering Performance of some design options"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.895941"},{"key":"ref12","author":"moyer","year":"1993","journal-title":"Access Ordering and Effective Memory Bandwidth"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054954"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/225830.224435"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1990.130001"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/115953.115961"},{"key":"ref17","first-page":"39","article-title":"Design of a parallel vector access unit for SDRAM memory systems","author":"sally","year":"2000","journal-title":"Proc 6th Symp High-Perform Comput Arch"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.10"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1145\/1105734.1105748","article-title":"DRAMsim: A memory system simulator","volume":"33","author":"wang","year":"2005","journal-title":"ACM SIGARCH Comput Arch News"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165172"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.962279"},{"key":"ref6","first-page":"301","article-title":"Reducing dram latencies with an integrated memory hierarchy design","author":"lin","year":"2001","journal-title":"Proc Int Symp High Perform Comput Arch (HPCA)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1314299.1314301"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/341800.341819"},{"key":"ref7","year":"1990","journal-title":"Burst mode cache with wrap-around fill"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref1","year":"2005","journal-title":"International Technology Roadmap for Semiconductors Executive Summary"},{"key":"ref9","author":"mckee","year":"1995","journal-title":"Maximizing Memory Bandwidth for Streamed Computations"},{"key":"ref20","author":"wang","year":"2005","journal-title":"Modern dram memory systems Performance analysis and scheduling algorithm"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6210451\/05936661.pdf?arnumber=5936661","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:54:12Z","timestamp":1642006452000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5936661\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":21,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2157368","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]}}}