{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T12:41:43Z","timestamp":1780576903804,"version":"3.54.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/tvlsi.2011.2158011","type":"journal-article","created":{"date-parts":[[2011,6,29]],"date-time":"2011-06-29T14:26:29Z","timestamp":1309357589000},"page":"1524-1528","source":"Crossref","is-referenced-by-count":29,"title":["A 0.31\u20131 GHz Fast-Corrected Duty-Cycle Corrector With Successive Approximation Register for DDR DRAM Applications"],"prefix":"10.1109","volume":"20","author":[{"family":"Young-Jae Min","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Chan-Hui Jeong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Kyu-Young Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Won Ho Choi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Jong-Pil Son","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Chulwoo Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Soo-Won Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914286"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021447"},{"key":"ref10","year":"2008","journal-title":"Double Data-Rate III (DDRIII) SDRAM specification"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874326"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825259"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425730"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.859501"},{"key":"ref8","first-page":"245","article-title":"A single-loop DLL using an OR-AND duty-cycle correction technique","author":"song","year":"2008","journal-title":"Proc Asian Solid State Circuits Conf (ASCC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:2008079"},{"key":"ref2","first-page":"547","article-title":"A 2.5 Gb\/s\/pin 256 Mb GDDR3 SDRAM with series pipelined CAS latency control and dual-loop digital DLL","author":"lee","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030908"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.885396"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6218240\/05930339.pdf?arnumber=5930339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:54Z","timestamp":1642006374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5930339\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":12,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2158011","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,8]]}}}