{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:56:08Z","timestamp":1759146968047},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/tvlsi.2011.2158863","type":"journal-article","created":{"date-parts":[[2011,7,13]],"date-time":"2011-07-13T17:29:48Z","timestamp":1310578188000},"page":"1211-1220","source":"Crossref","is-referenced-by-count":13,"title":["Nonrandom Device Mismatch Considerations in Nanoscale SRAM"],"prefix":"10.1109","volume":"20","author":[{"given":"Randy W.","family":"Mann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Terry B.","family":"Hook","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Phung T.","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benton H.","family":"Calhoun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"sze","year":"1988","journal-title":"VLSI Technology"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.333166"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/16.464423"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815371"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884070"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2005.1513333"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.802623"},{"key":"ref17","year":"2010","journal-title":"Method of Selectively Adjusting Ion Implantation Dose on Semiconductor Devices"},{"key":"ref18","first-page":"210","article-title":"A highly manufacturable 28 nm cmos low power platform technology with fully functional 64 mb sram using dual\/tripe gate oxide process","author":"wu","year":"2009","journal-title":"Symp VLSI Technol"},{"key":"ref19","author":"papoulis","year":"2002","journal-title":"Probability random variables and stochastic processes"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469240"},{"key":"ref3","first-page":"65","article-title":"A functional 0.69 <ref_formula><tex Notation=\"TeX\">$\\mu{\\hbox {m}}{\\rm 2}$<\/tex><\/ref_formula> embedded 6T-SRAM bit cell for 65 nm CMOS platform","author":"arnaud","year":"2003","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref6","first-page":"661","article-title":"High performance and low power transistors integrated in 65 nm bulk cmos technology","author":"luo","year":"2004","journal-title":"IEDM Tech Dig"},{"key":"ref5","first-page":"1","article-title":"22 nm technology compatible fully functional 0.1 <ref_formula> <tex Notation=\"TeX\">$\\mu{\\hbox {m}}^{2}$<\/tex><\/ref_formula> 6T SRAM cell","author":"haran","year":"2008","journal-title":"Proc IEEE Int Electron Devices Meet"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796776"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042882"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342774"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746322"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393954"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2000649"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2057193"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2007.374489"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6210451\/05948410.pdf?arnumber=5948410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:23Z","timestamp":1642006403000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5948410\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":25,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2158863","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]}}}