{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T22:32:25Z","timestamp":1771626745303,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/tvlsi.2011.2159280","type":"journal-article","created":{"date-parts":[[2011,7,13]],"date-time":"2011-07-13T17:29:48Z","timestamp":1310578188000},"page":"1496-1509","source":"Crossref","is-referenced-by-count":55,"title":["UNISM: Unified Scheduling and Mapping for General Networks on Chip"],"prefix":"10.1109","volume":"20","author":[{"given":"Ou","family":"He","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheqin","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wooyoung","family":"Jang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinian","family":"Bian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","first-page":"688","article-title":"Exploiting the routing flexibility for energy\/performance aware mapping of regular NoC architectures","author":"hu","year":"2003","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484847"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391664"},{"key":"ref12","first-page":"852","article-title":"Dynamic thread and data mapping for NoC based CMPs","author":"kandemir","year":"2008","journal-title":"Proc Design Autom Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391628"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364574"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.77"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICAICT.2009.5372524"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"ref28","year":"2009","journal-title":"Gurobi Solver"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071448"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781339"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537920"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159732"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1145\/1391469.1391667","article-title":"etahm: an energy-aware task allocation algorithm for heterogeneous multiprocessor","author":"po-chun chang","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.23"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2008.18"},{"key":"ref9","first-page":"16","article-title":"Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints","author":"hu","year":"2004","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref1","first-page":"170","article-title":"Power-aware communication optimization for networks-on-chip with voltage scalable links","author":"shin","year":"2004","journal-title":"Proc Int Conf Hardw \/Softw Codesign Syst Synth"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077695"},{"key":"ref21","first-page":"523","article-title":"A3MAP: Architecture-aware analytic mapping for networks-on-chip","author":"jang","year":"2010","journal-title":"Proc Asia South Pacific Design Autom Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629499"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630121"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"ref25","author":"dick","year":"0","journal-title":"E3S Benchmark"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6218240\/05945010.pdf?arnumber=5945010","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:38Z","timestamp":1642006358000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5945010\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":30,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2159280","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,8]]}}}