{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,5]],"date-time":"2024-06-05T05:51:22Z","timestamp":1717566682404},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/tvlsi.2011.2159870","type":"journal-article","created":{"date-parts":[[2011,7,26]],"date-time":"2011-07-26T18:44:18Z","timestamp":1311705858000},"page":"1487-1495","source":"Crossref","is-referenced-by-count":8,"title":["Buried Silicon-Germanium pMOSFETs: Experimental Analysis in VLSI Logic Circuits Under Aggressive Voltage Scaling"],"prefix":"10.1109","volume":"20","author":[{"given":"F.","family":"Crupi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Alioto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Franco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Magnone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Kaczer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Groeseneken","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Mitard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Witters","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. Y.","family":"Hoffmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Process tolerant adaptive <ref_formula> <tex Notation=\"TeX\">$\\beta$<\/tex><\/ref_formula>-ratio modulation for ultra-dynamic voltage scaling","author":"hwang","year":"2007","journal-title":"Proc DATE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009633"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2053226"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.807384"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2002.194920"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.911987"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1017","DOI":"10.1109\/LED.2008.2002073","article-title":"Demonstration of <ref_formula><tex Notation=\"TeX\">$Lg=55\\ {\\rm nm}$<\/tex><\/ref_formula> pMOSFETs with <ref_formula><tex Notation=\"TeX\">${\\rm Si\/Si}_{0.25}{\\rm Ge}_{0.75}\/{\\rm Si}$<\/tex><\/ref_formula> CHANNELS, HIGh <ref_formula> <tex Notation=\"TeX\">$I{\\rm on}\/I{\\rm off}$<\/tex><\/ref_formula> <ref_formula> <tex Notation=\"TeX\">$(&#x003E; 5\\times 10^{4})$<\/tex><\/ref_formula>, and controlled Short Channel Effects (SCEs)","volume":"29","author":"lee","year":"2008","journal-title":"IEEE Electron Device Lett"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488668"},{"key":"ref18","first-page":"70","article-title":"6 <ref_formula><tex Notation=\"TeX\">$\\hbox{\\rm{\\AA}}$<\/tex> <\/ref_formula> EOT Si0.45Ge0.55 pMOSFET with optimized reliability <ref_formula> <tex Notation=\"TeX\">$({\\rm VDD}=1\\ {\\rm V})$<\/tex><\/ref_formula>: Meeting the NBTI lifetime target at ultra-thin EOT","author":"franco","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/16.506773"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2033621"},{"key":"ref3","author":"chandrakasan","year":"2001","journal-title":"Design of High-Performance Microprocessor Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859886"},{"key":"ref5","author":"narendra","year":"2006","journal-title":"Leakage in Nanometer CMOS Technologies"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342695"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032493"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0133"},{"key":"ref9","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo","year":"2004","journal-title":"Proc DAC"},{"key":"ref1","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2008.04.035"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1149\/1.3203957"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1149\/1.2355843"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030113"},{"key":"ref23","author":"schroder","year":"1998","journal-title":"Semiconductor Material and Device Characterization"},{"key":"ref26","year":"1999","journal-title":"Low-Voltage\/Low-Power Integrated Circuits and Systems"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911350"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6218240\/05959243.pdf?arnumber=5959243","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:30Z","timestamp":1642006410000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5959243\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":26,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2159870","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,8]]}}}