{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T12:02:03Z","timestamp":1763726523621},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/tvlsi.2011.2160463","type":"journal-article","created":{"date-parts":[[2011,8,3]],"date-time":"2011-08-03T21:15:41Z","timestamp":1312406141000},"page":"1429-1442","source":"Crossref","is-referenced-by-count":22,"title":["Portable, Flexible, and Scalable Soft Vector Processors"],"prefix":"10.1109","volume":"20","author":[{"given":"P.","family":"Yiannacouras","sequence":"first","affiliation":[]},{"given":"J. G.","family":"Steffan","sequence":"additional","affiliation":[]},{"given":"J.","family":"Rose","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470679"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050177"},{"key":"ref33","year":"2011","journal-title":"Gaisler Research"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086325"},{"key":"ref31","year":"2011","journal-title":"Lattice micro32"},{"key":"ref30","year":"2011","journal-title":"MicroSemi ARM cortex-M1"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289910"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380649"},{"key":"ref35","first-page":"1","article-title":"Datapath and isa customization for soft vliw processors","author":"saghir","year":"2006","journal-title":"Proc Reconfig Comput FPGA's"},{"key":"ref34","first-page":"21","article-title":"A pipelined configurable gate array for embedded processors","author":"lodi","year":"2003","journal-title":"Proc ACM Int Symp Field-Program Gate Arrays (FPGA)"},{"key":"ref28","first-page":"220","article-title":"Compiling sa-c programs to FPGAs: Performance results","author":"draper","year":"2001","journal-title":"Proc 2nd Int Workshop Comput Vision Syst (ICVS)"},{"key":"ref27","year":"2011","journal-title":"SystemC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344704"},{"key":"ref2","year":"2010","journal-title":"MicroBlaze"},{"key":"ref1","year":"2007","journal-title":"Virtex II Pro and Virtex II Pro X Platform FPGAs"},{"key":"ref20","author":"martin","year":"0","journal-title":"Vector extensions to the mips-iv instruction set architecture (the v-iram architecture manual)"},{"key":"ref22","first-page":"187","article-title":"The to vector microprocessor","volume":"7","author":"asanovic","year":"1995","journal-title":"Hot Chips"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628842"},{"key":"ref24","author":"sullivan","year":"2002","journal-title":"Handel-c for coprocessing and co-design of field programmable system on chip"},{"key":"ref23","author":"asanovic","year":"1998","journal-title":"Vector Microprocessors"},{"key":"ref26","author":"pellerin","year":"2005","journal-title":"Practical FPGA Programming in C"},{"key":"ref25","author":"mccloud","year":"2004","journal-title":"Catapult C Synthesis-based Design Flow Speeding Implementation and Increasing Flexibility"},{"key":"ref50","first-page":"19","article-title":"Improving memory systems for soft vector processors","author":"yiannacouras","year":"2008","journal-title":"Proc Workshop Soft Process Syst (WoSPS)"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272551"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629411"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/115953.115959"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515690"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.8"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2008.4641423"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.41"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"487","DOI":"10.1109\/FPL.2005.1515769","article-title":"An FPGA-based soft multiprocessor system for ipv4 packet forwarding","author":"ravindran","year":"2005","journal-title":"Proc Field-Program Logic Appl"},{"key":"ref14","year":"2011","journal-title":"VESPA"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.124"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261385"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176257"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859664"},{"key":"ref19","author":"kozyrakis","year":"2002","journal-title":"Scalable vector media processors for embedded systems"},{"key":"ref4","author":"hennessy","year":"1992","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref3","year":"2010","journal-title":"Nios II"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117231"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086325"},{"key":"ref8","author":"carli","year":"2008","journal-title":"Flexible MIPS soft processor architecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046207"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOT.1994.284422"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.10"},{"key":"ref46","year":"2011","journal-title":"The Embedded Microprocessor Benchmark Consortium"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968291"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887921"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.28"},{"key":"ref42","year":"2011","journal-title":"MIPS Technologies"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534922"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568571"},{"key":"ref43","author":"yiannacouras","year":"2009","journal-title":"FPGA-based soft vector processors"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6218240\/05960823.pdf?arnumber=5960823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:06Z","timestamp":1642006386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5960823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":55,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2160463","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,8]]}}}