{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T12:46:35Z","timestamp":1762605995588},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2012,9,1]],"date-time":"2012-09-01T00:00:00Z","timestamp":1346457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tvlsi.2011.2160747","type":"journal-article","created":{"date-parts":[[2011,8,15]],"date-time":"2011-08-15T20:19:49Z","timestamp":1313439589000},"page":"1705-1714","source":"Crossref","is-referenced-by-count":55,"title":["Estimating Information-Theoretical nand Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration"],"prefix":"10.1109","volume":"20","author":[{"given":"Guiqiang","family":"Dong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yangyang","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ningde","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chandra","family":"Varanasi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","first-page":"4","article-title":"Failure tolerance in petascale computers","volume":"3","author":"gibson","year":"2007","journal-title":"CTWatch Quarterly"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2026658"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.96448"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1994.383410"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897158"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.836721"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418893"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251188"},{"key":"ref17","first-page":"497","article-title":"Degradation of tunnel oxide by fn current stress and its effects on data retention characteristics of 90 nm NAND flash memory cells","author":"lee","year":"2003","journal-title":"Proc IEEE Int Reliab Phys Symp"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.824360"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/55.998871"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342710"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917559"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046966"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007154"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/0471200611"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511606267"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977400"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.499738"},{"key":"ref2","first-page":"242","article-title":"A 113 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> 32 Gb 3 b\/cell NAND flash memory","author":"futatsuyama","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433949"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2008.4530774"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/WMED.2009.4816143"},{"key":"ref21","first-page":"5","article-title":"Scaling non-volatile memory below 30 nm","author":"prall","year":"2007","journal-title":"Proc Non Volatile Semicond Memory Workshop"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/JSSC.2006.888299","article-title":"A 56-nm CMOS 99-mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> 8-Gb multi-level NAND flash memory with 10-MB\/s program throughput","volume":"42","author":"takeuchi","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007152"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007154"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6236332\/05975232.pdf?arnumber=5975232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:14Z","timestamp":1642006394000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5975232\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":30,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2160747","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}