{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:43:53Z","timestamp":1751093033487},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2012,9,1]],"date-time":"2012-09-01T00:00:00Z","timestamp":1346457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tvlsi.2011.2160882","type":"journal-article","created":{"date-parts":[[2011,8,3]],"date-time":"2011-08-03T21:31:42Z","timestamp":1312407102000},"page":"1634-1644","source":"Crossref","is-referenced-by-count":22,"title":["Accurate Current Estimation for Interconnect Reliability Analysis"],"prefix":"10.1109","volume":"20","author":[{"given":"P.","family":"Jain","sequence":"first","affiliation":[]},{"given":"A.","family":"Jain","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397354"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.805728"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119780"},{"key":"ref13","first-page":"580","article-title":"Current calculation on VLSI signal interconnects","author":"shao","year":"2005","journal-title":"Proc ISQED"},{"key":"ref14","year":"2010","journal-title":"Magma user guide"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.285250"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"ref17","author":"pillage","year":"1998","journal-title":"Electronic Circuit and System Simulation Methods"},{"key":"ref18","author":"jain","year":"0","journal-title":"Budgeting EM related reliability in interconnects"},{"key":"ref19","first-page":"706","article-title":"Efficient modeling techniques for dynamic voltage drop analysis","author":"hanzi","year":"2007","journal-title":"Proc DAC"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"304","DOI":"10.1109\/16.557721","article-title":"Self-consistent solutions for allowed interconnect current density","volume":"44","author":"bill","year":"1997","journal-title":"IEEE Trans Electron Devices"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/101.960685"},{"key":"ref6","author":"jason","year":"2005","journal-title":"Process and system for identifying wires at electromigration risk"},{"key":"ref5","first-page":"698","article-title":"Via-node-vector EM checking methodology—New paradigm","author":"park","year":"2010","journal-title":"Proc IEEE IRPS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.256927"},{"key":"ref7","article-title":"Judicious choice of waveform parameters and accurate estimation of critical charge for logic SER","author":"jain","year":"2007","journal-title":"Proc DSN"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1587","DOI":"10.1109\/PROC.1969.7340","article-title":"electromigration failure modes in aluminum metallization for semiconductor devices","volume":"57","author":"black","year":"1969","journal-title":"Proceedings of the IEEE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/16.163460"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"572","DOI":"10.1109\/DAC.1998.724536","article-title":"A practical approach to static signal electromigration analysis","author":"nagaraj","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996617"},{"key":"ref21","year":"2010","journal-title":"Apache-Redhawk tool manual"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419852"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6236332\/05970101.pdf?arnumber=5970101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:17Z","timestamp":1642006397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5970101\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":23,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2160882","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}