{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T18:12:25Z","timestamp":1772043145698,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2012,9,1]],"date-time":"2012-09-01T00:00:00Z","timestamp":1346457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tvlsi.2011.2161353","type":"journal-article","created":{"date-parts":[[2011,8,3]],"date-time":"2011-08-03T21:31:42Z","timestamp":1312407102000},"page":"1565-1577","source":"Crossref","is-referenced-by-count":25,"title":["A High-Precision On-Chip Path Delay Measurement Architecture"],"prefix":"10.1109","volume":"20","author":[{"given":"Songwei","family":"Pei","sequence":"first","affiliation":[]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675555"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373350"},{"key":"ref33","first-page":"496","article-title":"A unified online fault detection scheme via checking of stability violation","author":"yan","year":"2009","journal-title":"Proc Design Automat Test Europe Conf Exhib"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1109\/92.486086","article-title":"Sensing circuit for on-line detection of delay faults","volume":"4","author":"favalli","year":"1996","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347600"},{"key":"ref37","author":"rabaey","year":"2003","journal-title":"Digital intergrated circuits A Design Perspective"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.64"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839819"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041814"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469628"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743348"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347600"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.11"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882523"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1109\/TEST.2001.966647","article-title":"A built-in timing parametric measurement unit","author":"hsiao","year":"2001","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681644"},{"key":"ref17","article-title":"On-chip programmable capture for precise path delay test and characterization","author":"tayade","year":"2008","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988988"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.25"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.10"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.17"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.01.003"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250121"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.11"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.32"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816217"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1142\/S0129156402001241"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805769"},{"key":"ref1","year":"2009","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966674"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484033"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.9"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320136"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E93.D.59"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.40"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386955"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6236332\/05970107.pdf?arnumber=5970107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:51Z","timestamp":1633909671000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5970107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":41,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2161353","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}