{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:08Z","timestamp":1759146728823},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2012,9,1]],"date-time":"2012-09-01T00:00:00Z","timestamp":1346457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tvlsi.2011.2161500","type":"journal-article","created":{"date-parts":[[2011,8,15]],"date-time":"2011-08-15T20:19:49Z","timestamp":1313439589000},"page":"1681-1690","source":"Crossref","is-referenced-by-count":6,"title":["A 3 GHz Wideband $\\Sigma \\Delta$ Fractional-N Synthesizer With Switched-RC Sample-and-Hold PFD"],"prefix":"10.1109","volume":"20","author":[{"given":"H.","family":"Hedayati","sequence":"first","affiliation":[]},{"given":"B.","family":"Bakkaloglu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884829"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"2426","DOI":"10.1109\/JSSC.2009.2021086","article-title":"An FIR-embedded noise filtering method for <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\Delta \\Sigma$<\/tex><\/formula> fractional-N PLL clock generators","volume":"44","author":"sun","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2009.5135550"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856286"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1009791"},{"key":"ref16","author":"schreier","year":"2005","journal-title":"Delta Sigma Data Converters"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346500"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378733"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040232"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"302315, 3654","DOI":"10.1109\/TMTT.2006.882872","article-title":"Closed loop nonlinear modeling of wideband <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma \\Delta$<\/tex> <\/formula> fractional-N frequency synthesizers","volume":"54","author":"hedayati","year":"2006","journal-title":"IEEE Trans Microw Theory Tech"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/26.380034"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819132"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1109\/4.229400","article-title":"Delta-Sigma modulation in fractional-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$N$<\/tex><\/formula> frequency synthesis","volume":"28","author":"riley","year":"1993","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819114"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1446","DOI":"10.1109\/JSSC.2004.831598","article-title":"A 700-KHz bandwidth <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma \\Delta$<\/tex><\/formula> fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications","author":"temporiti","year":"2004","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","first-page":"189","article-title":"RF system and circuit challenges for WiMAXs","volume":"8","author":"bisla","year":"2004","journal-title":"Intel Technol J"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"3244","DOI":"10.1109\/JSSC.2009.2032713","article-title":"A 1 MHz bandwidth, 6 GHz 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS type-I <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta \\Sigma$<\/tex><\/formula> fractional-N synthesizer for WiMAX applications","volume":"44","author":"hedayati","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005716"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433937"},{"key":"ref22","author":"baker","year":"2003","journal-title":"CMOS Mixed-Signal Circuit Design"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811874"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6236332\/05976425.pdf?arnumber=5976425","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:43Z","timestamp":1633909663000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5976425\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":22,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2161500","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}