{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T09:40:42Z","timestamp":1758706842790},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2012,9,1]],"date-time":"2012-09-01T00:00:00Z","timestamp":1346457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tvlsi.2011.2161598","type":"journal-article","created":{"date-parts":[[2011,8,3]],"date-time":"2011-08-03T21:31:42Z","timestamp":1312407102000},"page":"1738-1742","source":"Crossref","is-referenced-by-count":19,"title":["Low Voltage and Low Power Divide-By-2\/3 Counter Design Using Pass Transistor Logic Circuit Technique"],"prefix":"10.1109","volume":"20","author":[{"family":"Yin-Tsung Hwang","sequence":"first","affiliation":[]},{"family":"Jin-Fa Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.509860"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.494209"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074290"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1109\/TVLSI.2002.1043333","article-title":"Extended TSPC structures with double input\/output data throughput for gigahertz CMOS circuit design","volume":"10","author":"soares","year":"2002","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016183"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.736661"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E92.C.890"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2006.884629"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821784"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852044"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.817261"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6236332\/05970098.pdf?arnumber=5970098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:07Z","timestamp":1633909687000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5970098\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":12,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2161598","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}