{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T15:01:26Z","timestamp":1768834886744,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2012,9,1]],"date-time":"2012-09-01T00:00:00Z","timestamp":1346457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tvlsi.2011.2161785","type":"journal-article","created":{"date-parts":[[2011,9,12]],"date-time":"2011-09-12T17:29:22Z","timestamp":1315848562000},"page":"1715-1728","source":"Crossref","is-referenced-by-count":23,"title":["Testing Methodology of Embedded DRAMs"],"prefix":"10.1109","volume":"20","author":[{"given":"Hao-Yu","family":"Yang","sequence":"first","affiliation":[]},{"given":"Chi-Min","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Mango C.-T.","family":"Chao","sequence":"additional","affiliation":[]},{"given":"Rei-Fu","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Shih-Chin","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859565"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016557927479"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.53045"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/54.748806"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.466.0675"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/54.748805"},{"key":"ref15","first-page":"388","article-title":"An embedded DRAM hybrid macro with auto signal management and enhanced-on-chip tester","author":"watanabe","year":"2001","journal-title":"Dig Tech Papers IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842810"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref18","year":"1997","journal-title":"Steady State Temperature Humidity Bias Life Test"},{"key":"ref19","year":"2008","journal-title":"Highly-accelerated temperature and humidity stress test"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090873"},{"key":"ref4","author":"jones","year":"2007","journal-title":"1T-SRAM-Q Quad-density technology reins in spiraling memory requirements"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852680"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2005.10.024"},{"key":"ref6","year":"0","journal-title":"TSMC Embedded High Density Memory"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.75"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2006.307708"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/MDT.1998.679212","article-title":"A D&T Roundtable: Testing mixed logic and DRAM chips","volume":"15","author":"amerian","year":"1998","journal-title":"IEEE Design Test Comput"},{"key":"ref7","year":"0","journal-title":"0 13 Micron SoC Process Technology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346814"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2000.887170"},{"key":"ref1","author":"van de goor","year":"1998","journal-title":"Testing Semiconductor Memories Theory and Practice"},{"key":"ref20","year":"2005","journal-title":"Temperature bias and operating life"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804101"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994601"},{"key":"ref24","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref23","year":"2003","journal-title":"MBIST architecht reference manual Vol 8"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.37"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584045"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6236332\/05981413.pdf?arnumber=5981413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:08Z","timestamp":1633909688000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5981413\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":30,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2161785","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}