{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:36:12Z","timestamp":1761323772460},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/tvlsi.2011.2162348","type":"journal-article","created":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T19:56:58Z","timestamp":1314907018000},"page":"1758-1771","source":"Crossref","is-referenced-by-count":41,"title":["A Multi-Agent Framework for Thermal Aware Task Migration in Many-Core Systems"],"prefix":"10.1109","volume":"20","author":[{"given":"Yang","family":"Ge","sequence":"first","affiliation":[]},{"given":"Qinru","family":"Qiu","sequence":"additional","affiliation":[]},{"given":"Qing","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450547"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796438"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391658"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837417"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687457"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391660"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630038"},{"key":"ref17","author":"ljung","year":"1999","journal-title":"System Identification Theory for the User (2nd edition)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1250727.1250729"},{"key":"ref28","first-page":"98","article-title":"An 80-tile 1.28 TFLOPS network-on-chip in 65 nm CMOS","author":"vangal","year":"2007","journal-title":"Proc Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref3","first-page":"746","article-title":"Thousand core chips—A technology perspective","author":"borkar","year":"2007","journal-title":"Proc Design Autom Conf (DAC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283826"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555794"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837479"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364540"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837292"},{"key":"ref2","author":"aleksander","year":"1995","journal-title":"An Introduction to Neural Computing"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026357"},{"key":"ref1","year":"2008","journal-title":"Tile Processor Architecture Technology Brief"},{"key":"ref20","author":"wentzlaff","year":"2009","journal-title":"A Unified operating system for clouds and manycore FOS"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289845"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403554"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026361"},{"key":"ref23","first-page":"256","article-title":"Operating-system controlled network on chip","author":"nollet","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419681"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.35"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6246737\/06004860.pdf?arnumber=6004860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:40Z","timestamp":1633909660000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6004860\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":34,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2162348","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10]]}}}