{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T12:57:45Z","timestamp":1773406665848,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/tvlsi.2011.2162861","type":"journal-article","created":{"date-parts":[[2011,8,25]],"date-time":"2011-08-25T20:38:35Z","timestamp":1314304715000},"page":"1772-1780","source":"Crossref","is-referenced-by-count":31,"title":["The Optimal Fan-Out of Clock Network for Power Minimization by Adaptive Gating"],"prefix":"10.1109","volume":"20","author":[{"given":"Shmuel","family":"Wimer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Israel","family":"Koren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353668"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065791"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/82.592586"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.914901"},{"key":"ref14","year":"2009","journal-title":"Low skewLow power CTS methodology in SOC encounter for ARM processor cores"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.08.001"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1114","DOI":"10.1109\/43.775632","article-title":"Register transfer level power optimization with emphasis on glitch analysis and reduction","volume":"18","author":"raghunatan","year":"1999","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref17","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/81.841927"},{"key":"ref4","first-page":"143","article-title":"Low power clocking strategies in deep submicron technologies","author":"hosny","year":"0","journal-title":"Proc IEEE Int Conf Integrated Circuit Design and Technol (ICICDT)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.845896"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.924824"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146755"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/775988.775989"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353668"},{"key":"ref2","author":"weste","year":"2005","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981097"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146755"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s12532-009-0002-8"},{"key":"ref24","author":"garey","year":"1979","journal-title":"Computers and Intractability"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010394"},{"key":"ref25","author":"wimer","year":"2011","journal-title":"Optimal flip-flop grouping in VLSI clock gating for maximal power reduction"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6246737\/05993481.pdf?arnumber=5993481","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:49:03Z","timestamp":1633909743000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5993481\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":25,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2162861","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10]]}}}