{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T06:53:11Z","timestamp":1774594391887,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/tvlsi.2011.2163093","type":"journal-article","created":{"date-parts":[[2011,8,31]],"date-time":"2011-08-31T15:44:18Z","timestamp":1314805458000},"page":"1781-1793","source":"Crossref","is-referenced-by-count":43,"title":["Fast Transient (FT) Technique With Adaptive Phase Margin (APM) for Current Mode DC-DC Buck Converters"],"prefix":"10.1109","volume":"20","author":[{"given":"Yu-Huei","family":"Lee","sequence":"first","affiliation":[]},{"given":"Shao-Chang","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Shih-Wei","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Ke-Horng","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.904237"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.997858"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2022068"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2008.924843"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.900549"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2009.2022165"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2008.921080"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2005.862254"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2008.2009510"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/b100747"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907175"},{"key":"ref4","first-page":"174","article-title":"Adaptive frequency controltechnique for enhancing transient performance of DC-DC converters","author":"huang","year":"2007","journal-title":"Proc Euro Solid-State Circuits Conf"},{"key":"ref27","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuit"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2006.307596"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPEL.2003.819643"},{"key":"ref5","year":"2006","journal-title":"Adaptive frequency compensation for dc-to-dc converter"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2005.854017"},{"key":"ref7","first-page":"178","article-title":"A CMOS current-mode DC-DC converter with input and output voltage-independent stability and frequency characteristics utilizing a quadratic slope compensation scheme","author":"umimura","year":"2007","journal-title":"Proc Euro Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2008.2003014"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2007.907661"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822773"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/41.293884"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.911776"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.850521"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.818917"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/63.76813"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1998.814813"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/el:20062486"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6246737\/06003815.pdf?arnumber=6003815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:49:05Z","timestamp":1633909745000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6003815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":28,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2163093","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10]]}}}