{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T10:12:36Z","timestamp":1648807956306},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/tvlsi.2011.2163534","type":"journal-article","created":{"date-parts":[[2011,9,16]],"date-time":"2011-09-16T02:42:14Z","timestamp":1316140934000},"page":"1863-1875","source":"Crossref","is-referenced-by-count":2,"title":["Run-Time Reconfiguration of Expandable Cache for Embedded Systems"],"prefix":"10.1109","volume":"20","author":[{"given":"Ang-Chih","family":"Hsieh","sequence":"first","affiliation":[]},{"given":"Ting Ting","family":"Hwang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852299"},{"key":"ref11","first-page":"238","article-title":"An integrated hardware\/software approach for run-time scratchpad management","author":"francesco","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.959860"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698559"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2163534"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1552309.1552310"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CODES.2002.1003604"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"780","DOI":"10.1109\/TVLSI.2006.878348","article-title":"Instruction buffering for nested loops in low-power design","volume":"14","author":"wu","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref5","first-page":"370","article-title":"Hardware\/software managed scratchpad memory for embedded system","author":"janapsatya","year":"2004","journal-title":"Proc ICCAD"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269069"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998306"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391546"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"key":"ref1","article-title":"MPEG4 video codec on a wireless handset baseband system","author":"lee","year":"2004","journal-title":"Workshop Media Signal Process Embed Syst SoCs"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.57"},{"key":"ref22","year":"2001","journal-title":"ARM926 Processor"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4903-8"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391488"},{"key":"ref26","year":"1995","journal-title":"SPEC CPU2000 Benchmarks"},{"key":"ref25","author":"burger","year":"1997","journal-title":"Evaluating future microprocessors The simple scalar tool set"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6246737\/06012499.pdf?arnumber=6012499","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:49:49Z","timestamp":1633909789000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6012499\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":27,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2163534","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10]]}}}