{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T04:30:45Z","timestamp":1772857845406,"version":"3.50.1"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/tvlsi.2011.2165228","type":"journal-article","created":{"date-parts":[[2011,10,11]],"date-time":"2011-10-11T21:27:32Z","timestamp":1318368452000},"page":"1923-1928","source":"Crossref","is-referenced-by-count":19,"title":["Low-Error and Hardware-Efficient Fixed-Width Multiplier by Using the Dual-Group Minor Input Correction Vector to Lower Input Correction Vector Compensation Error"],"prefix":"10.1109","volume":"20","author":[{"given":"I-Chyn","family":"Wey","sequence":"first","affiliation":[]},{"given":"Chun-Chien","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19971087"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.486455"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033536"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352606"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:19971087"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.848979"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2001.957664"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1993.404467"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20061812"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/12.166611"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6246737\/06035756.pdf?arnumber=6035756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:41Z","timestamp":1633909721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6035756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":10,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2165228","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10]]}}}