{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T15:36:31Z","timestamp":1648740991831},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tvlsi.2011.2165568","type":"journal-article","created":{"date-parts":[[2011,10,11]],"date-time":"2011-10-11T21:27:32Z","timestamp":1318368452000},"page":"2123-2127","source":"Crossref","is-referenced-by-count":0,"title":["Low-Cost Self-Test Techniques for Small RAMs in SOCs Using Enhanced IEEE 1500 Test Wrappers"],"prefix":"10.1109","volume":"20","author":[{"given":"Yu-Jen","family":"Huang","sequence":"first","affiliation":[]},{"given":"Jin-Fu","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512779"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1214350"},{"key":"ref12","year":"2005","journal-title":"Standard for Embedded Core Test (SECT)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1998.705953"},{"key":"ref14","first-page":"1","article-title":"DFX of a 3rd generation, 16-core\/32-thred UltraSPARC™ CMT microprocessor","author":"parulkar","year":"2008","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.12"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843858"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584015"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387365"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784742"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.83"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.13"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/54.53045"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1232242"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260990"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.992768"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6252108\/06035755.pdf?arnumber=6035755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:30Z","timestamp":1633909590000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6035755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":16,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2165568","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}