{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:01:50Z","timestamp":1780675310543,"version":"3.54.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tvlsi.2011.2165862","type":"journal-article","created":{"date-parts":[[2011,10,11]],"date-time":"2011-10-11T21:27:32Z","timestamp":1318368452000},"page":"2128-2132","source":"Crossref","is-referenced-by-count":17,"title":["A Flip-Flop for the DPA Resistant Three-Phase Dual-Rail Pre-Charge Logic Family"],"prefix":"10.1109","volume":"20","author":[{"given":"Marco","family":"Bucci","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Giancane","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Raimondo","family":"Luzzi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alessandro","family":"Trifiletti","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559043"},{"key":"ref11","author":"anderson","year":"1998","journal-title":"Serpent A proposal for the advanced encryption standard"},{"key":"ref12","first-page":"230","article-title":"Evaluating resistance of MCML technology to power analysis attacks using a simulation-based methodology","volume":"5430","author":"regazzoni","year":"2009","journal-title":"Transactions on Computational Science I"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.18"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364471"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.49"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.113"},{"key":"ref4","first-page":"282","article-title":"Improving the security of dual-rail circuits","author":"sokolov","year":"2004","journal-title":"Proc 9th Int Workshop Cryptograph Hardw Embed Syst (CHES)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref6","first-page":"172","article-title":"Masked dual-rail pre-charge logic: DPA-resistance without routing constraints","author":"popp","year":"2005","journal-title":"Proc Workshop Cryptograph Hardw Embed Syst (CHES)"},{"key":"ref5","first-page":"143","article-title":"Place and route for secure standard cell design","author":"tiri","year":"2004","journal-title":"Proc Smart Card Res Adv Appl IFIP Conf (CARDIS)"},{"key":"ref8","first-page":"81","article-title":"Evaluation of the masked logic style MDPL on a prototype chip","author":"popp","year":"2007","journal-title":"Proc Workshop Cryptograph Hardw Embed Syst (CHES)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693234"},{"key":"ref2","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proc 31st Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref1","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc Adv Cryptol (CRYPTO)"},{"key":"ref9","first-page":"232","article-title":"Three-phase dual-rail pre-charge logic","author":"bucci","year":"2006","journal-title":"Proc Workshop Cryptograph Hardw Embed Syst (CHES)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6252108\/06035754.pdf?arnumber=6035754","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:10Z","timestamp":1633909630000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6035754\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":16,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2165862","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}