{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:30Z","timestamp":1747868730934},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tvlsi.2011.2165974","type":"journal-article","created":{"date-parts":[[2011,10,12]],"date-time":"2011-10-12T19:22:30Z","timestamp":1318447350000},"page":"2011-2019","source":"Crossref","is-referenced-by-count":12,"title":["Optimizing Video Application Design for Phase-Change RAM-Based Main Memory"],"prefix":"10.1109","volume":"20","author":[{"given":"Suknam","family":"Kwon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunggu","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinpyo","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377981"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594290"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736023"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"664","DOI":"10.1145\/1629911.1630086","article-title":"pdram: a hybrid pram and dram main memory system","author":"dhiman","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref4","year":"2008","journal-title":"Numonyx launches low-cost low-power DDR interface non-volatile RAM products"},{"key":"ref3","year":"2009","journal-title":"Phase Change Memory (PCM) A New Memory Technology to Enable New Memory Usage Models"},{"key":"ref6","year":"0"},{"key":"ref5","first-page":"270","article-title":"A 45 nm 1 Gb 1.8 V phase-change memory","author":"villa","year":"2010","journal-title":"Proc ISSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"ref2","article-title":"Will phase change memory (PCM) replace DRAM or NAND flash?","author":"abdulla","year":"2010","journal-title":"Flash Memory Summit"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref1","article-title":"Phase change memory technology overview","author":"rosso","year":"2010","journal-title":"Emerg Memory Technol"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456923"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"ref23","year":"0","journal-title":"Video Clips"},{"key":"ref25","first-page":"500","article-title":"A 58 nm 1.8 V 1 Gb PRAM with 6.4 MB\/s program BW","author":"chung","year":"2011","journal-title":"Proc Int Solid-State Circuits Conf (ISSCC)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6252108\/06036211.pdf?arnumber=6036211","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:12Z","timestamp":1633909632000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6036211\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":25,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2165974","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}