{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:38:13Z","timestamp":1761647893346},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tvlsi.2011.2166282","type":"journal-article","created":{"date-parts":[[2011,10,12]],"date-time":"2011-10-12T19:22:30Z","timestamp":1318447350000},"page":"2020-2030","source":"Crossref","is-referenced-by-count":31,"title":["Voltage Driven Nondestructive Self-Reference Sensing Scheme of Spin-Transfer Torque Memory"],"prefix":"10.1109","volume":"20","author":[{"given":"Zhenyu","family":"Sun","sequence":"first","affiliation":[]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Xiaobin","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2002386"},{"key":"ref11","first-page":"731","article-title":"An overview of nonvolatile memory technology and the implication for tools and architectures","author":"li","year":"2009","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818145"},{"key":"ref13","first-page":"148","article-title":"A nondestructive self-reference scheme for spin-transfer torque random access memory (STT)-RAM","author":"chen","year":"2010","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479820"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.79.104408"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672056"},{"key":"ref17","article-title":"Embedded MRAM: Technology and applications","author":"andre","year":"2008","journal-title":"Proc Embed Memory Design for Nano-Scale VLSI Syst Forum With IEEE Int Solid-State Circuits Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813457"},{"key":"ref19","year":"0","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref4","first-page":"22","article-title":"A study for 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m high-density MRAM","author":"motoyoshi","year":"2004","journal-title":"Proc VLSI Symp"},{"key":"ref3","first-page":"347","article-title":"Variability in sub-100 nm SRAM designs","author":"raymond","year":"2004","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref6","first-page":"473","article-title":"A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM","author":"hosomi","year":"2005","journal-title":"Int Electron Device Meet Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2004.1345371"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357911"},{"key":"ref7","first-page":"480","article-title":"2 Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read","author":"kawahara","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Tech Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418854"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/20.908581"},{"key":"ref20","year":"0","journal-title":"Semiconductors Industry Association (SIA) International Technology Roadmap for Semiconductors"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424382"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6252108\/06036210.pdf?arnumber=6036210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:10Z","timestamp":1633909570000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6036210\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":23,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2166282","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}