{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:50:18Z","timestamp":1761663018920},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tvlsi.2011.2168433","type":"journal-article","created":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T20:40:02Z","timestamp":1318538402000},"page":"2143-2147","source":"Crossref","is-referenced-by-count":22,"title":["Variation-Aware Supply Voltage Assignment for Simultaneous Power and Aging Optimization"],"prefix":"10.1109","volume":"20","author":[{"given":"Xiaoming","family":"Chen","sequence":"first","affiliation":[]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Yuchun","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090649"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036628"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796528"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100531"},{"key":"ref14","first-page":"1","article-title":"On the efficacy of nbti mitigation techniques","author":"chan","year":"2011","journal-title":"Proc DATE"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.833592"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269295"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380820"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672007"},{"key":"ref3","first-page":"370","article-title":"NBTI-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"Proc DAC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810264"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368590"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244119"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364650"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037637"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2005.02.001"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910130"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193892"},{"key":"ref21","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref24","author":"srivastava","year":"2005","journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.2.145"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594244"},{"key":"ref25","first-page":"1122","article-title":"Leakage power reduction through dual Vth assignment considering threshold voltage variation","author":"shen","year":"2007","journal-title":"Proc ASICON"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6252108\/06042352.pdf?arnumber=6042352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:32Z","timestamp":1633909652000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6042352\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":30,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2168433","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}